OpenCores

URL https://opencores.org/ocsvn/or1k_old/or1k_old/trunk

Subversion Repositories or1k_old

[/] [or1k_old/] [trunk/] [orpmon/] [flash.ld] - Diff between revs 987 and 1312

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 987	Rev 1312
Line 1...	Line 1...
`MEMORY`	`MEMORY`
`{`	`{`
`flash : ORIGIN = 0xf0000000, LENGTH = 0x00100000`	`flash : ORIGIN = 0xf0000000, LENGTH = 0x04000000`
`vectors : ORIGIN = 0x00000000, LENGTH = 0x00002000`	`vectors : ORIGIN = 0x00000000, LENGTH = 0x00002000`
`ram : ORIGIN = 0x00002000, LENGTH = 0x00200000 - 0x00002000`	`ram : ORIGIN = 0x00002000, LENGTH = 0x04000000 - 0x00002000`
`}`	`}`

`SECTIONS`	`SECTIONS`
`{`	`{`
`.reset :`	`.reset :`
Line 19...	Line 19...
`} > flash`	`} > flash`

`.rodata :`	`.rodata :`
`{`	`{`
`*(.rodata)`	`*(.rodata)`
	`(.rodata.)`
`} > flash`	`} > flash`

`.dummy ALIGN(0x04):`	`.monitor ALIGN(0x40000) :`
	`{`
	`*(.monitor)`
	`} > flash`

	`. += 0x100000;`

	`.config ALIGN(0x40000) :`
	`{`
	`_config_end = .;`
	`*(.config)`
	`} > flash`

	`.dummy ALIGN(0x40000):`
`{`	`{`
`_src_beg = .;`	`_src_beg = .;`
`}`	`} > flash`

`.vectors :`	`.vectors :`
`AT ( ADDR (.dummy) )`	`AT ( ADDR (.dummy) )`
`{`	`{`
`_vec_start = .;`	`_vec_start = .;`
Line 50...	Line 64...
`} > ram`	`} > ram`

`.stack :`	`.stack :`
`{`	`{`
`*(.stack)`	`*(.stack)`
	`} > ram`

	`.mytext :`
	`{`
	`_fprog_addr = .;`
	`*(.mytext)`
	`. += 0x500;`
`_src_addr = .;`	`_src_addr = .;`
`} > ram`	`} > ram`
`}`	`}`

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.