OpenCores
URL https://opencores.org/ocsvn/or1k_old/or1k_old/trunk

Subversion Repositories or1k_old

[/] [or1k_old/] [trunk/] [orpmon/] [ram.ld] - Diff between revs 878 and 1312

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 878 Rev 1312
Line 1... Line 1...
MEMORY
MEMORY
        {
        {
        vectors : ORIGIN = 0x00000000, LENGTH = 0x00002000
        vectors : ORIGIN = 0x00000000, LENGTH = 0x00002000
        ram     : ORIGIN = 0x00002000, LENGTH = 0x00400000 - 0x00002000
        ram     : ORIGIN = 0x00002000, LENGTH = 0x00400000 - 0x00002000
 
        flash   : ORIGIN = 0xf0000000, LENGTH = 0x04000000
        }
        }
 
 
SECTIONS
SECTIONS
{
{
        .vectors :
        .vectors :
Line 12... Line 13...
        *(.vectors)
        *(.vectors)
        } > vectors
        } > vectors
 
 
        .text :
        .text :
        {
        {
 
        _text_begin = .;
        *(.text)
        *(.text)
 
        _text_end = .;
 
        } > ram
 
 
 
        .mytext :
 
        {
 
        *(.mytext)
 
        _fprog_addr = .;
 
        . += 0x500;
        } > ram
        } > ram
 
 
        .data :
        .data :
 
        AT ( ADDR (.text) + SIZEOF(.text) + SIZEOF(.mytext))
        {
        {
        *(.data)
        *(.data)
        } > ram
        } > ram
 
 
        .rodata :
        .rodata :
        {
        {
        *(.rodata)
        *(.rodata)
 
        *(.rodata.*)
        } > ram
        } > ram
 
 
        .bss :
        .bss :
        {
        {
        *(.bss)
        *(.bss)
Line 35... Line 47...
        .stack :
        .stack :
        {
        {
        *(.stack)
        *(.stack)
        _src_addr = .;
        _src_addr = .;
        } > ram
        } > ram
 
 
 
        . = 0xf0000100;
 
 
 
        .monitor ALIGN(0x40000) :
 
        {
 
        *(.monitor)
 
        } > flash
 
 
 
        . += 0x100000;
 
 
 
        .config ALIGN(0x40000) :
 
        {
 
        _cfg_start = .;
 
        *(.config)
 
        _cfg_end = .;
 
        } > flash
}
}

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.