OpenCores

URL https://opencores.org/ocsvn/or1k_old/or1k_old/trunk

Subversion Repositories or1k_old

[/] [or1k_old/] [trunk/] [orpmon/] [reset.S] - Diff between revs 987 and 1000

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 987	Rev 1000
Line 68...	Line 68...
`l.movhi r3,hi(MC_BASE_ADDR)`	`l.movhi r3,hi(MC_BASE_ADDR)`
`l.ori r3,r3,MC_BA_MASK`	`l.ori r3,r3,MC_BA_MASK`
`l.addi r5,r0,0x00`	`l.addi r5,r0,0x00`
`l.sw 0(r3),r5`	`l.sw 0(r3),r5`
`.endif`	`.endif`
	`l.addi r3,r0,SPR_SR_SM`
	`l.mtspr r0,r3,SPR_SR`
`l.movhi r3,hi(_start)`	`l.movhi r3,hi(_start)`
`l.ori r3,r3,lo(_start)`	`l.ori r3,r3,lo(_start)`
`l.jr r3`	`l.jr r3`
`l.nop`	`l.nop`

Line 197...	Line 199...
`l.sfne r10,r11`	`l.sfne r10,r11`
`l.bf 1b`	`l.bf 1b`
`l.addi r10,r10,16`	`l.addi r10,r10,16`

`/* Enable IC */`	`/* Enable IC */`
`l.addi r10,r0,(SPR_SR_ICE\|SPR_SR_SM)`	`l.mfspr r10,r0,SPR_SR`
	`l.ori r10,r10,(SPR_SR_ICE\|SPR_SR_SM)`
`l.mtspr r0,r10,SPR_SR`	`l.mtspr r0,r10,SPR_SR`
`l.nop`	`l.nop`
`l.nop`	`l.nop`
`l.nop`	`l.nop`
`l.nop`	`l.nop`
Line 220...	Line 223...
`l.sfne r10,r11`	`l.sfne r10,r11`
`l.bf 1b`	`l.bf 1b`
`l.addi r10,r10,16`	`l.addi r10,r10,16`

`/* Enable DC */`	`/* Enable DC */`
`l.addi r10,r0,(SPR_SR_DCE\|SPR_SR_SM)`	`l.mfspr r10,r0,SPR_SR`
	`l.ori r10,r10,(SPR_SR_DCE\|SPR_SR_SM)`
`l.mtspr r0,r10,SPR_SR`	`l.mtspr r0,r10,SPR_SR`

`l.jr r9`	`l.jr r9`
`l.nop`	`l.nop`

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.