OpenCores
URL https://opencores.org/ocsvn/or1k_soc_on_altera_embedded_dev_kit/or1k_soc_on_altera_embedded_dev_kit/trunk

Subversion Repositories or1k_soc_on_altera_embedded_dev_kit

[/] [or1k_soc_on_altera_embedded_dev_kit/] [trunk/] [soc/] [sw/] [sd_boot_loader/] [main.c] - Diff between revs 13 and 17

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 13 Rev 17
Line 100... Line 100...
 
 
 
 
/******************************************************************************/
/******************************************************************************/
/*                           F O R   s p i M A S T E R                        */
/*                           F O R   s p i M A S T E R                        */
/******************************************************************************/
/******************************************************************************/
 
 
//Initialize
//Initialize
int spiMaster_init()
int spiMaster_init()
{
{
        uint8 data;
        uint8 data;
        int   i;
        int   i;
 
 
        REG8(SD_BASE_ADD + SD_TX_FIFO_CONTROL_REG) = 0x10;
        REG8(SD_BASE_ADD + SD_CLK_DEL_REG) = 0x1;
 
 
        for (i = 0; i < 5; i++) {
        for (i = 0; i < 5; i++) {
                REG8(SD_BASE_ADD + SD_TRANS_TYPE_REG) = SD_INIT_SD;
                REG8(SD_BASE_ADD + SD_TRANS_TYPE_REG) = SD_INIT_SD;
                REG8(SD_BASE_ADD + SD_TRANS_CTRL_REG) = 1; // TRANS_START;
                REG8(SD_BASE_ADD + SD_TRANS_CTRL_REG) = 1; // TRANS_START;
 
 
Line 120... Line 121...
                        ;
                        ;
                }
                }
 
 
                data = REG8(SD_BASE_ADD + SD_TRANS_ERROR_REG) & 0x3;
                data = REG8(SD_BASE_ADD + SD_TRANS_ERROR_REG) & 0x3;
 
 
                if (data == 0)
                if (data == 0) {
                        return data;
                        return 0;
 
                }
        }
        }
        return data;
        return data;
}
}
 
 
unsigned char data[512];
unsigned char data[512];
Line 276... Line 278...
  print("==OpenRisc 1200 SOC==\n\r\n");
  print("==OpenRisc 1200 SOC==\n\r\n");
  GPIO_Write(~0x0);
  GPIO_Write(~0x0);
 
 
  print("\n\r");
  print("\n\r");
 
 
  print("SD Card Bootloader, v0.1\n\r");
  print("SD Card Bootloader, v0.2\n\r");
  print("Xianfeng Zeng, 2009 SA\n\r");
  print("Xianfeng Zeng, 2009 SA\n\r");
  print("Xianfeng@opencores.org\n\r");
  print("Xianfeng@opencores.org\n\r");
  print("http://www.opencores.org/project,or1k_soc_on_altera_embedded_dev_kit\n\r");
  print("http://www.opencores.org/project,or1k_soc_on_altera_embedded_dev_kit\n\r");
 
 
  print("\n\r");
  print("\n\r");
Line 295... Line 297...
  print("SRAM Base Address:      0xF0000000 - 16KB\n\r");
  print("SRAM Base Address:      0xF0000000 - 16KB\n\r");
  print("\r\n\n");
  print("\r\n\n");
 
 
 
 
  print("Init SD Card:");
  print("Init SD Card:");
 
  REG8(SD_BASE_ADD + SD_TRANS_CTRL_REG) = 0x1;  /* reset spiMaster */
 
  do_sleep();
 
  REG8(SD_BASE_ADD + SD_TRANS_CTRL_REG) = 0x0;
  if (spiMaster_init() == 0) {
  if (spiMaster_init() == 0) {
        print("Passed!\n\r");
        print("Passed!\n\r");
  } else {
  } else {
        print("Failed!\n\r");
        print("Failed!\n\r");
  }
  }

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.