Line 40... |
Line 40... |
//////////////////////////////////////////////////////////////////////
|
//////////////////////////////////////////////////////////////////////
|
//
|
//
|
// CVS Revision History
|
// CVS Revision History
|
//
|
//
|
// $Log: not supported by cvs2svn $
|
// $Log: not supported by cvs2svn $
|
|
// Revision 1.1 2003/01/27 16:49:31 mihad
|
|
// Changed module and file names. Updated scripts accordingly. FIFO synchronizations changed.
|
|
//
|
// Revision 1.8 2002/10/18 03:36:37 tadejm
|
// Revision 1.8 2002/10/18 03:36:37 tadejm
|
// Changed wrong signal name scanb_sen into scanb_en.
|
// Changed wrong signal name mbist_sen into mbist_ctrl_i.
|
//
|
//
|
// Revision 1.7 2002/10/17 22:49:22 tadejm
|
// Revision 1.7 2002/10/17 22:49:22 tadejm
|
// Changed BIST signals for RAMs.
|
// Changed BIST signals for RAMs.
|
//
|
//
|
// Revision 1.6 2002/10/11 10:09:01 mihad
|
// Revision 1.6 2002/10/11 10:09:01 mihad
|
Line 163... |
Line 166... |
wbu_ad_load_on_transfer_out
|
wbu_ad_load_on_transfer_out
|
|
|
`ifdef PCI_BIST
|
`ifdef PCI_BIST
|
,
|
,
|
// debug chain signals
|
// debug chain signals
|
scanb_rst, // bist scan reset
|
mbist_si_i, // bist scan serial in
|
scanb_clk, // bist scan clock
|
mbist_so_o, // bist scan serial out
|
scanb_si, // bist scan serial in
|
mbist_ctrl_i // bist chain shift control
|
scanb_so, // bist scan serial out
|
|
scanb_en // bist scan shift enable
|
|
`endif
|
`endif
|
);
|
);
|
|
|
input reset_in,
|
input reset_in,
|
wb_clock_in,
|
wb_clock_in,
|
Line 274... |
Line 275... |
|
|
`ifdef PCI_BIST
|
`ifdef PCI_BIST
|
/*-----------------------------------------------------
|
/*-----------------------------------------------------
|
BIST debug chain port signals
|
BIST debug chain port signals
|
-----------------------------------------------------*/
|
-----------------------------------------------------*/
|
input scanb_rst; // bist scan reset
|
input mbist_si_i; // bist scan serial in
|
input scanb_clk; // bist scan clock
|
output mbist_so_o; // bist scan serial out
|
input scanb_si; // bist scan serial in
|
input [`PCI_MBIST_CTRL_WIDTH - 1:0] mbist_ctrl_i; // bist chain shift control
|
output scanb_so; // bist scan serial out
|
|
input scanb_en; // bist scan shift enable
|
|
`endif
|
`endif
|
|
|
// pci master interface outputs
|
// pci master interface outputs
|
wire [31:0] pcim_if_address_out ;
|
wire [31:0] pcim_if_address_out ;
|
wire [3:0] pcim_if_bc_out ;
|
wire [3:0] pcim_if_bc_out ;
|
Line 582... |
Line 581... |
.wbr_flush_in (fifos_wbr_flush_in),
|
.wbr_flush_in (fifos_wbr_flush_in),
|
.wbr_empty_out (fifos_wbr_empty_out)
|
.wbr_empty_out (fifos_wbr_empty_out)
|
|
|
`ifdef PCI_BIST
|
`ifdef PCI_BIST
|
,
|
,
|
.scanb_rst (scanb_rst),
|
.mbist_si_i (mbist_si_i),
|
.scanb_clk (scanb_clk),
|
.mbist_so_o (mbist_so_o),
|
.scanb_si (scanb_si),
|
.mbist_ctrl_i (mbist_ctrl_i)
|
.scanb_so (scanb_so),
|
|
.scanb_en (scanb_en)
|
|
`endif
|
`endif
|
) ;
|
) ;
|
|
|
wire [31:0] amux_addr_in = ADDR_I ;
|
wire [31:0] amux_addr_in = ADDR_I ;
|
wire amux_sample_address_in = wbs_sm_sample_address_out ;
|
wire amux_sample_address_in = wbs_sm_sample_address_out ;
|