URL
https://opencores.org/ocsvn/pci/pci/trunk
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 17 |
Rev 26 |
Line 1... |
Line 1... |
//
|
-cdslib ../bin/cds.lib
|
// ncsim.args: Arguments passed to the NC-Verilog simulator.
|
-hdlvar ../bin/hdl.var
|
// Created by ncprep on Tue Jan 29 18:18:34 2002
|
-logfile ../log/ncsim.log
|
|
-messages
|
// Turn on informative messages.
|
-input ../bin/ncsim_waves.rc
|
-MESSAGES
|
worklib.bridge32:fun
|
// -NOCOPYRIGHT
|
|
|
|
// Uncomment the following line to generate a named log file
|
|
// -LOGFILE ncsim.log
|
|
|
|
worklib.bridge32:fun
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.