OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_3/] [rtl/] [verilog/] [wb_slave_unit.v] - Diff between revs 62 and 63

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 62 Rev 63
Line 40... Line 40...
//////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////
//
//
// CVS Revision History
// CVS Revision History
//
//
// $Log: not supported by cvs2svn $
// $Log: not supported by cvs2svn $
 
// Revision 1.5  2002/10/08 17:17:06  mihad
 
// Added BIST signals for RAMs.
 
//
// Revision 1.4  2002/09/25 15:53:52  mihad
// Revision 1.4  2002/09/25 15:53:52  mihad
// Removed all logic from asynchronous reset network
// Removed all logic from asynchronous reset network
//
//
// Revision 1.3  2002/02/01 15:25:13  mihad
// Revision 1.3  2002/02/01 15:25:13  mihad
// Repaired a few bugs, updated specification, added test bench files and design document
// Repaired a few bugs, updated specification, added test bench files and design document
Line 151... Line 154...
    wbu_ad_load_on_transfer_out
    wbu_ad_load_on_transfer_out
 
 
`ifdef PCI_BIST
`ifdef PCI_BIST
    ,
    ,
    // debug chain signals
    // debug chain signals
 
    trst       ,
    SO         ,
    SO         ,
    SI         ,
    SI         ,
    shift_DR   ,
    shift_DR   ,
    capture_DR ,
    capture_DR ,
    extest     ,
    extest     ,
Line 263... Line 267...
 
 
`ifdef PCI_BIST
`ifdef PCI_BIST
/*-----------------------------------------------------
/*-----------------------------------------------------
BIST debug chain port signals
BIST debug chain port signals
-----------------------------------------------------*/
-----------------------------------------------------*/
 
input trst ;
output  SO ;
output  SO ;
input   SI ;
input   SI ;
input   shift_DR ;
input   shift_DR ;
input   capture_DR ;
input   capture_DR ;
input   extest ;
input   extest ;
Line 572... Line 577...
    .wbr_flush_in              (fifos_wbr_flush_in),
    .wbr_flush_in              (fifos_wbr_flush_in),
    .wbr_empty_out             (fifos_wbr_empty_out)
    .wbr_empty_out             (fifos_wbr_empty_out)
 
 
`ifdef PCI_BIST
`ifdef PCI_BIST
    ,
    ,
 
    .trst       (trst),
    .SO         (SO),
    .SO         (SO),
    .SI         (SI),
    .SI         (SI),
    .shift_DR   (shift_DR),
    .shift_DR   (shift_DR),
    .capture_DR (capture_DR),
    .capture_DR (capture_DR),
    .extest     (extest),
    .extest     (extest),

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.