OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_3/] [rtl/] [verilog/] [wb_slave_unit.v] - Diff between revs 67 and 68

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 67 Rev 68
Line 40... Line 40...
//////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////
//
//
// CVS Revision History
// CVS Revision History
//
//
// $Log: not supported by cvs2svn $
// $Log: not supported by cvs2svn $
 
// Revision 1.7  2002/10/17 22:49:22  tadejm
 
// Changed BIST signals for RAMs.
 
//
// Revision 1.6  2002/10/11 10:09:01  mihad
// Revision 1.6  2002/10/11 10:09:01  mihad
// Added additional testcase and changed rst name in BIST to trst
// Added additional testcase and changed rst name in BIST to trst
//
//
// Revision 1.5  2002/10/08 17:17:06  mihad
// Revision 1.5  2002/10/08 17:17:06  mihad
// Added BIST signals for RAMs.
// Added BIST signals for RAMs.
Line 161... Line 164...
    // debug chain signals
    // debug chain signals
    scanb_rst,      // bist scan reset
    scanb_rst,      // bist scan reset
    scanb_clk,      // bist scan clock
    scanb_clk,      // bist scan clock
    scanb_si,       // bist scan serial in
    scanb_si,       // bist scan serial in
    scanb_so,       // bist scan serial out
    scanb_so,       // bist scan serial out
    scanb_sen       // bist scan shift enable
    scanb_en        // bist scan shift enable
`endif
`endif
);
);
 
 
input reset_in,
input reset_in,
      wb_clock_in,
      wb_clock_in,
Line 272... Line 275...
-----------------------------------------------------*/
-----------------------------------------------------*/
input   scanb_rst;      // bist scan reset
input   scanb_rst;      // bist scan reset
input   scanb_clk;      // bist scan clock
input   scanb_clk;      // bist scan clock
input   scanb_si;       // bist scan serial in
input   scanb_si;       // bist scan serial in
output  scanb_so;       // bist scan serial out
output  scanb_so;       // bist scan serial out
input   scanb_sen;      // bist scan shift enable
input   scanb_en;       // bist scan shift enable
`endif
`endif
 
 
// pci master interface outputs
// pci master interface outputs
wire [31:0] pcim_if_address_out ;
wire [31:0] pcim_if_address_out ;
wire [3:0]  pcim_if_bc_out ;
wire [3:0]  pcim_if_bc_out ;
Line 580... Line 583...
    ,
    ,
    .scanb_rst      (scanb_rst),
    .scanb_rst      (scanb_rst),
    .scanb_clk      (scanb_clk),
    .scanb_clk      (scanb_clk),
    .scanb_si       (scanb_si),
    .scanb_si       (scanb_si),
    .scanb_so       (scanb_so),
    .scanb_so       (scanb_so),
    .scanb_sen      (scanb_sen)
    .scanb_en       (scanb_en)
`endif
`endif
) ;
) ;
 
 
wire [31:0] amux_addr_in  = ADDR_I ;
wire [31:0] amux_addr_in  = ADDR_I ;
wire        amux_sample_address_in = wbs_sm_sample_address_out ;
wire        amux_sample_address_in = wbs_sm_sample_address_out ;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.