URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_3/] [rtl/] [verilog/] [wbr_fifo_control.v] - Diff between revs 2 and 6

Rev 2	Rev 6
Line 40...	Line 40...
`//////////////////////////////////////////////////////////////////////`	`//////////////////////////////////////////////////////////////////////`
`//`	`//`
`// CVS Revision History`	`// CVS Revision History`
`//`	`//`
`// $Log: not supported by cvs2svn $`	`// $Log: not supported by cvs2svn $`
	`// Revision 1.1.1.1 2001/10/02 15:33:47 mihad`
	`// New project directory structure`
	`//`
`//`	`//`

`/* FIFO_CONTROL module provides read/write address and status generation for`	`/* FIFO_CONTROL module provides read/write address and status generation for`
`FIFOs implemented with standard dual port SRAM cells in ASIC or FPGA designs */`	`FIFOs implemented with standard dual port SRAM cells in ASIC or FPGA designs */`
`include "constants.v"	`include "constants.v"
	`include "timescale.v"
`ifdef FPGA	`ifdef FPGA
`// fifo design in FPGA will be synchronous`	`// fifo design in FPGA will be synchronous`
`ifdef SYNCHRONOUS	`ifdef SYNCHRONOUS
`else	`else
`define SYNCHRONOUS	`define SYNCHRONOUS