URL
https://opencores.org/ocsvn/pci/pci/trunk
[/] [pci/] [tags/] [rel_9/] [bench/] [verilog/] [wb_master32.v] - Diff between revs 92 and 104
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 92 |
Rev 104 |
Line 40... |
Line 40... |
//////////////////////////////////////////////////////////////////////
|
//////////////////////////////////////////////////////////////////////
|
//
|
//
|
// CVS Revision History
|
// CVS Revision History
|
//
|
//
|
// $Log: not supported by cvs2svn $
|
// $Log: not supported by cvs2svn $
|
|
// Revision 1.2 2003/06/12 02:30:39 mihad
|
|
// Update!
|
|
//
|
// Revision 1.1 2002/02/01 13:39:43 mihad
|
// Revision 1.1 2002/02/01 13:39:43 mihad
|
// Initial testbench import. Still under development
|
// Initial testbench import. Still under development
|
//
|
//
|
//
|
//
|
|
|
Line 347... |
Line 350... |
end
|
end
|
endtask //wbm_write
|
endtask //wbm_write
|
|
|
initial
|
initial
|
begin
|
begin
|
Tp = 1 / `WB_FREQ ;
|
Tp = `WB_PERIOD ;
|
in_use = 0 ;
|
in_use = 0 ;
|
cycle_in_progress = 0 ;
|
cycle_in_progress = 0 ;
|
cab = 0 ;
|
cab = 0 ;
|
ADR_O <= {`WB_ADDR_WIDTH{1'bx}} ;
|
ADR_O <= {`WB_ADDR_WIDTH{1'bx}} ;
|
DAT_O <= {`WB_DATA_WIDTH{1'bx}} ;
|
DAT_O <= {`WB_DATA_WIDTH{1'bx}} ;
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.