OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [trunk/] [apps/] [crt/] [rtl/] [verilog/] [top.v] - Diff between revs 59 and 77

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 59 Rev 77
Line 41... Line 41...
//////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////
//
//
// CVS Revision History
// CVS Revision History
//
//
// $Log: not supported by cvs2svn $
// $Log: not supported by cvs2svn $
 
// Revision 1.3  2002/09/30 16:03:06  mihad
 
// Added meta flop module for easier meta stable FF identification during synthesis
 
//
// Revision 1.2  2002/02/01 15:24:46  mihad
// Revision 1.2  2002/02/01 15:24:46  mihad
// Repaired a few bugs, updated specification, added test bench files and design document
// Repaired a few bugs, updated specification, added test bench files and design document
//
//
// Revision 1.1.1.1  2001/10/02 15:33:33  mihad
// Revision 1.1.1.1  2001/10/02 15:33:33  mihad
// New project directory structure
// New project directory structure
Line 356... Line 359...
wire            PERR_en ;
wire            PERR_en ;
 
 
wire            SERR_out ;
wire            SERR_out ;
wire            SERR_en ;
wire            SERR_en ;
 
 
PCI_BRIDGE32 bridge
pci_bridge32 bridge
(
(
    // WISHBONE system signals
    // WISHBONE system signals
    .CLK_I(CRT_CLK),
    .wb_clk_i(CRT_CLK),
    .RST_I(RST_I),
    .wb_rst_i(RST_I),
    .RST_O(RST_O),
    .wb_rst_o(RST_O),
    .INT_I(INT_I),
    .wb_int_i(INT_I),
    .INT_O(INT_O),
    .wb_int_o(INT_O),
 
 
    // WISHBONE slave interface
    // WISHBONE slave interface
    .ADR_I(ADR_I),
    .wbs_adr_i(ADR_I),
    .SDAT_I(SDAT_I),
    .wbs_dat_i(SDAT_I),
    .SDAT_O(SDAT_O),
    .wbs_dat_o(SDAT_O),
    .SEL_I(SEL_I),
    .wbs_sel_i(SEL_I),
    .CYC_I(CYC_I),
    .wbs_cyc_i(CYC_I),
    .STB_I(STB_I),
    .wbs_stb_i(STB_I),
    .WE_I(WE_I),
    .wbs_we_i (WE_I),
    .CAB_I(CAB_I),
    .wbs_cab_i(CAB_I),
    .ACK_O(ACK_O),
    .wbs_ack_o(ACK_O),
    .RTY_O(RTY_O),
    .wbs_rty_o(RTY_O),
    .ERR_O(ERR_O),
    .wbs_err_o(ERR_O),
 
 
    // WISHBONE master interface
    // WISHBONE master interface
    .ADR_O(ADR_O),
    .wbm_adr_o(ADR_O),
    .MDAT_I(MDAT_I),
    .wbm_dat_i(MDAT_I),
    .MDAT_O(MDAT_O),
    .wbm_dat_o(MDAT_O),
    .SEL_O(SEL_O),
    .wbm_sel_o(SEL_O),
    .CYC_O(CYC_O),
    .wbm_cyc_o(CYC_O),
    .STB_O(STB_O),
    .wbm_stb_o(STB_O),
    .WE_O(WE_O),
    .wbm_we_o (WE_O),
    .CAB_O(CAB_O),
    .wbm_cab_o(CAB_O),
    .ACK_I(ACK_I),
    .wbm_ack_i(ACK_I),
    .RTY_I(RTY_I),
    .wbm_rty_i(RTY_I),
    .ERR_I(ERR_I),
    .wbm_err_i(ERR_I),
 
 
    // pci interface - system pins
    // pci interface - system pins
    .PCI_CLK_IN (CLK),
    .pci_clk_i    ( CLK ),
    .PCI_RSTn_IN ( RST_in ),
    .pci_rst_i    ( RST_in ),
    .PCI_RSTn_OUT ( RST_out ),
    .pci_rst_o    ( RST_out ),
    .PCI_INTAn_IN ( INTA_in ),
    .pci_inta_i   ( INTA_in ),
    .PCI_INTAn_OUT( INTA_out),
    .pci_inta_o   ( INTA_out),
    .PCI_RSTn_EN_OUT( RST_en),
    .pci_rst_oe_o ( RST_en),
    .PCI_INTAn_EN_OUT(INTA_en),
    .pci_inta_oe_o( INTA_en ),
 
 
    // arbitration pins
    // arbitration pins
    .PCI_REQn_OUT( REQ_out ),
    .pci_req_o   ( REQ_out ),
    .PCI_REQn_EN_OUT ( REQ_en ),
    .pci_req_oe_o( REQ_en ),
 
 
    .PCI_GNTn_IN( GNT ),
    .pci_gnt_i   ( GNT ),
 
 
    // protocol pins
    // protocol pins
    .PCI_FRAMEn_IN( FRAME_in),
    .pci_frame_i     ( FRAME_in),
    .PCI_FRAMEn_OUT( FRAME_out ),
    .pci_frame_o     ( FRAME_out ),
 
 
    .PCI_FRAMEn_EN_OUT( FRAME_en ),
    .pci_frame_oe_o  ( FRAME_en ),
    .PCI_IRDYn_EN_OUT ( IRDY_en ),
    .pci_irdy_oe_o   ( IRDY_en ),
    .PCI_DEVSELn_EN_OUT ( DEVSEL_en ),
    .pci_devsel_oe_o ( DEVSEL_en ),
    .PCI_TRDYn_EN_OUT ( TRDY_en ),
    .pci_trdy_oe_o   ( TRDY_en ),
    .PCI_STOPn_EN_OUT ( STOP_en ),
    .pci_stop_oe_o   ( STOP_en ),
    .PCI_AD_EN_OUT(AD_en),
    .pci_ad_oe_o     ( AD_en ),
    .PCI_CBEn_EN_OUT ( CBE_en) ,
    .pci_cbe_oe_o    ( CBE_en) ,
 
 
    .PCI_IRDYn_IN ( IRDY_in ),
    .pci_irdy_i      ( IRDY_in ),
    .PCI_IRDYn_OUT ( IRDY_out ),
    .pci_irdy_o      ( IRDY_out ),
 
 
    .PCI_IDSEL_IN ( IDSEL ),
    .pci_idsel_i     ( IDSEL ),
 
 
    .PCI_DEVSELn_IN( DEVSEL_in ),
    .pci_devsel_i    ( DEVSEL_in ),
    .PCI_DEVSELn_OUT ( DEVSEL_out ),
    .pci_devsel_o    ( DEVSEL_out ),
 
 
    .PCI_TRDYn_IN ( TRDY_in ),
    .pci_trdy_i      ( TRDY_in ),
    .PCI_TRDYn_OUT ( TRDY_out ),
    .pci_trdy_o      ( TRDY_out ),
 
 
    .PCI_STOPn_IN( STOP_in ),
    .pci_stop_i      ( STOP_in ),
    .PCI_STOPn_OUT ( STOP_out ),
    .pci_stop_o      ( STOP_out ),
 
 
    // data transfer pins
    // data transfer pins
    .PCI_AD_IN(AD_in),
    .pci_ad_i (AD_in),
    .PCI_AD_OUT (AD_out),
    .pci_ad_o (AD_out),
 
 
    .PCI_CBEn_IN( CBE_in ),
    .pci_cbe_i( CBE_in ),
    .PCI_CBEn_OUT ( CBE_out ),
    .pci_cbe_o( CBE_out ),
 
 
    // parity generation and checking pins
    // parity generation and checking pins
    .PCI_PAR_IN ( PAR_in ),
    .pci_par_i    ( PAR_in ),
    .PCI_PAR_OUT ( PAR_out ),
    .pci_par_o    ( PAR_out ),
    .PCI_PAR_EN_OUT ( PAR_en ),
    .pci_par_oe_o ( PAR_en ),
 
 
    .PCI_PERRn_IN ( PERR_in ),
    .pci_perr_i   ( PERR_in ),
    .PCI_PERRn_OUT ( PERR_out ),
    .pci_perr_o   ( PERR_out ),
    .PCI_PERRn_EN_OUT ( PERR_en ),
    .pci_perr_oe_o( PERR_en ),
 
 
    // system error pin
    // system error pin
    .PCI_SERRn_OUT ( SERR_out ),
    .pci_serr_o   ( SERR_out ),
    .PCI_SERRn_EN_OUT ( SERR_en )
    .pci_serr_oe_o( SERR_en )
);
);
 
 
// PCI IO buffers instantiation
// PCI IO buffers instantiation
bufif0 AD_buf0   ( AD0,  AD_out[0], AD_en[0]) ;
bufif0 AD_buf0   ( AD0,  AD_out[0], AD_en[0]) ;
bufif0 AD_buf1   ( AD1,  AD_out[1], AD_en[1]) ;
bufif0 AD_buf1   ( AD1,  AD_out[1], AD_en[1]) ;

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.