OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [trunk/] [apps/] [test/] [syn/] [synplify/] [pci_test_top.prj] - Diff between revs 105 and 132

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 105 Rev 132
Line 1... Line 1...
#-- Synplicity, Inc.
#-- Synplicity, Inc.
#-- Version 7.2
#-- Version 7.3.4
#-- Project file /shared/projects/pci/mihad/pci/apps/test/syn/synplify/pci_test_top.prj
#-- Project file /shared/projects/pci/mihad/pci_new_bist/apps/test/syn/synplify/pci_test_top.prj
#-- Written on Tue Jul 29 12:49:45 2003
#-- Written on Tue Dec 16 12:47:51 2003
 
 
 
 
#add_file options
#add_file options
add_file -verilog "$LIB/xilinx/virtex.v"
add_file -verilog "$LIB/xilinx/virtex.v"
add_file -verilog "../../../../rtl/verilog/meta_flop.v"
 
add_file -verilog "../../../../rtl/verilog/pci_async_reset_flop.v"
add_file -verilog "../../../../rtl/verilog/pci_async_reset_flop.v"
add_file -verilog "../../rtl/verilog/pci_bridge32.v"
add_file -verilog "../../rtl/verilog/pci_bridge32.v"
add_file -verilog "../../../../rtl/verilog/pci_cbe_en_crit.v"
add_file -verilog "../../../../rtl/verilog/pci_cbe_en_crit.v"
add_file -verilog "../../../../rtl/verilog/pci_conf_cyc_addr_dec.v"
add_file -verilog "../../../../rtl/verilog/pci_conf_cyc_addr_dec.v"
add_file -verilog "../../../../rtl/verilog/pci_conf_space.v"
add_file -verilog "../../../../rtl/verilog/pci_conf_space.v"
Line 57... Line 56...
add_file -verilog "../../../../rtl/verilog/pci_wb_slave_unit.v"
add_file -verilog "../../../../rtl/verilog/pci_wb_slave_unit.v"
add_file -verilog "../../../../rtl/verilog/pci_wb_slave.v"
add_file -verilog "../../../../rtl/verilog/pci_wb_slave.v"
add_file -verilog "../../../../rtl/verilog/pci_wb_tpram.v"
add_file -verilog "../../../../rtl/verilog/pci_wb_tpram.v"
add_file -verilog "../../../../rtl/verilog/pci_wbw_fifo_control.v"
add_file -verilog "../../../../rtl/verilog/pci_wbw_fifo_control.v"
add_file -verilog "../../../../rtl/verilog/pci_wbw_wbr_fifos.v"
add_file -verilog "../../../../rtl/verilog/pci_wbw_wbr_fifos.v"
add_file -verilog "../../../../rtl/verilog/synchronizer_flop.v"
add_file -verilog "../../../../rtl/verilog/pci_synchronizer_flop.v"
 
add_file -constraint "pci_test_top_2clks.sdc"
 
add_file -verilog "../../../../rtl/verilog/pci_wbs_wbb3_2_wbb2.v"
add_file -verilog "../../rtl/verilog/test.v"
add_file -verilog "../../rtl/verilog/test.v"
add_file -verilog "../../rtl/verilog/pci_test_top_2clks.v"
add_file -verilog "../../rtl/verilog/pci_test_top_2clks.v"
add_file -constraint "pci_test_top_2clks.sdc"
 
 
 
 
 
#implementation: "rev_1"
#implementation: "rev_1"
impl -add rev_1
impl -add rev_1
 
 
#device options
#device options
set_option -technology SPARTAN2
set_option -technology SPARTAN2
set_option -part XC2S150
set_option -part XC2S200
set_option -package PQ208
set_option -package PQ208
set_option -speed_grade -5
set_option -speed_grade -6
 
 
#compilation/mapping options
#compilation/mapping options
set_option -default_enum_encoding default
set_option -default_enum_encoding default
set_option -symbolic_fsm_compiler 0
set_option -symbolic_fsm_compiler 0
set_option -resource_sharing 1
set_option -resource_sharing 1
Line 83... Line 83...
#map options
#map options
set_option -frequency 50.000
set_option -frequency 50.000
set_option -fanout_limit 16
set_option -fanout_limit 16
set_option -disable_io_insertion 0
set_option -disable_io_insertion 0
set_option -pipe 0
set_option -pipe 0
 
set_option -fixgatedclocks 0
set_option -retiming 0
set_option -retiming 0
set_option -modular 0
set_option -modular 0
set_option -update_models_cp 0
set_option -update_models_cp 0
set_option -verification_mode 0
set_option -verification_mode 0
 
 
Line 100... Line 101...
#set result format/file last
#set result format/file last
project -result_file "rev_1/pci_test_top.edf"
project -result_file "rev_1/pci_test_top.edf"
 
 
#implementation attributes
#implementation attributes
set_option -vlog_std v2001
set_option -vlog_std v2001
set_option -compiler_compatible 0
 
 
#implementation attributes
set_option -random_floorplan 0
set_option -random_floorplan 0
set_option -popfeed 1
set_option -popfeed 1
set_option -constprop 1
set_option -constprop 1
set_option -createhierarchy 0
set_option -createhierarchy 0
set_option -floorplan ""
set_option -floorplan ""

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.