OpenCores
URL https://opencores.org/ocsvn/pcie_ds_dma/pcie_ds_dma/trunk

Subversion Repositories pcie_ds_dma

[/] [pcie_ds_dma/] [trunk/] [projects/] [ambpex5_sx50t_wishbone/] [src/] [testbench/] [test_pkg.vhd] - Diff between revs 18 and 21

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 18 Rev 21
Line 170... Line 170...
begin
begin
 
 
        write( str, string'("TEST_READ_REG" ));
        write( str, string'("TEST_READ_REG" ));
        writeline( log, str );
        writeline( log, str );
 
 
        block_write( cmd, ret, 0, 8, x"0000000F" );              -- BRD_MODE 
        block_write( cmd, ret, 0, 8, x"0000000F" );              -- BRD_MODE, reset off 
        wait for 100 ns;
        wait for 100 ns;
 
 
 
 
        --block_read( cmd, ret, 4, 23, x"0000A400" );   -- LOCAL_ADR 
        --block_read( cmd, ret, 4, 23, x"0000A400" );   -- LOCAL_ADR 
        wb_block_gen_read( cmd, ret,    REG_BLOCK_ID, data1 ); -- read block id
        wb_block_gen_read( cmd, ret,    REG_BLOCK_ID, data1 ); -- read block id
Line 229... Line 229...
begin
begin
 
 
        write( str, string'("TEST_DSC_INCORRECT" ));
        write( str, string'("TEST_DSC_INCORRECT" ));
        writeline( log, str );
        writeline( log, str );
 
 
 
        block_write( cmd, ret, 0, 8, x"0000000F" );              -- BRD_MODE, reset off 
 
        wait for 100 ns;
 
 
        ---- Init block of descriptor ---
        ---- Init block of descriptor ---
        for ii in 0 to 127 loop
        for ii in 0 to 127 loop
                adr:= x"00100000";
                adr:= x"00100000";
                adr:=adr + ii*4;
                adr:=adr + ii*4;
                int_mem_write( cmd, ret, adr,  x"00000000" );
                int_mem_write( cmd, ret, adr,  x"00000000" );
Line 288... Line 291...
begin
begin
 
 
        write( str, string'("TEST_READ_4KB" ));
        write( str, string'("TEST_READ_4KB" ));
        writeline( log, str );
        writeline( log, str );
 
 
 
        block_write( cmd, ret, 0, 8, x"0000000F" );              -- BRD_MODE, reset off 
 
        wait for 100 ns;
 
 
 
 
        ---- Init block of descriptor ---
        ---- Init block of descriptor ---
        for ii in 0 to 127 loop
        for ii in 0 to 127 loop
                adr:= x"00100000";
                adr:= x"00100000";
                adr:=adr + ii*4;
                adr:=adr + ii*4;
                int_mem_write( cmd, ret, adr,  x"00000000" );
                int_mem_write( cmd, ret, adr,  x"00000000" );
Line 440... Line 447...
begin
begin
 
 
        write( str, string'("TEST_ADM_READ_8KB" ));
        write( str, string'("TEST_ADM_READ_8KB" ));
        writeline( log, str );
        writeline( log, str );
 
 
 
        block_write( cmd, ret, 0, 8, x"0000000F" );              -- BRD_MODE, reset off 
 
        wait for 100 ns;
 
 
        ---- Init block of descriptor ---
        ---- Init block of descriptor ---
        for ii in 0 to 127 loop
        for ii in 0 to 127 loop
                adr:= x"00100000";
                adr:= x"00100000";
                adr:=adr + ii*4;
                adr:=adr + ii*4;
                int_mem_write( cmd, ret, adr,  x"00000000" );
                int_mem_write( cmd, ret, adr,  x"00000000" );
Line 953... Line 963...
begin
begin
 
 
        write( str, string'("TEST_ADM_WRITE_16KB" ));
        write( str, string'("TEST_ADM_WRITE_16KB" ));
        writeline( log, str );
        writeline( log, str );
 
 
 
        block_write( cmd, ret, 0, 8, x"0000000F" );              -- BRD_MODE, reset off 
 
        wait for 100 ns;
 
 
        ---- Формирование блока дескрипторов ---
        ---- Формирование блока дескрипторов ---
        for ii in 0 to 256 loop
        for ii in 0 to 256 loop
                adr:= x"00100000";
                adr:= x"00100000";
                adr:=adr + ii*4;
                adr:=adr + ii*4;
                int_mem_write( cmd, ret, adr,  x"00000000" );
                int_mem_write( cmd, ret, adr,  x"00000000" );

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.