Line 62... |
Line 62... |
constant TEST_CHECK_WB_CFG_SLAVE : std_logic_vector( 31 downto 0) := x"20000000";
|
constant TEST_CHECK_WB_CFG_SLAVE : std_logic_vector( 31 downto 0) := x"20000000";
|
constant TEST_CHECK_WB_BURST_SLAVE : std_logic_vector( 31 downto 0) := x"20001000"; -- check data: write-only
|
constant TEST_CHECK_WB_BURST_SLAVE : std_logic_vector( 31 downto 0) := x"20001000"; -- check data: write-only
|
constant TEST_GEN_WB_CFG_SLAVE : std_logic_vector( 31 downto 0) := x"20002000";
|
constant TEST_GEN_WB_CFG_SLAVE : std_logic_vector( 31 downto 0) := x"20002000";
|
constant TEST_GEN_WB_BURST_SLAVE : std_logic_vector( 31 downto 0) := x"20003000"; -- generate data: read-only
|
constant TEST_GEN_WB_BURST_SLAVE : std_logic_vector( 31 downto 0) := x"20003000"; -- generate data: read-only
|
|
|
|
---- Write to wishbone ----
|
|
procedure wb_write (
|
|
signal cmd: out bh_cmd; -- команда
|
|
signal ret: in bh_ret; -- ответ
|
|
adr: in integer; -- номер регистра
|
|
data: in std_logic_vector( 31 downto 0 ) -- данные
|
|
);
|
|
|
|
---- Read from wishbone ----
|
|
procedure wb_read (
|
|
signal cmd: out bh_cmd; -- команда для ADSP
|
|
signal ret: in bh_ret; -- ответ ADSP
|
|
adr: in integer; -- номер регистра
|
|
data: out std_logic_vector( 31 downto 0 ) -- данные
|
|
);
|
|
|
---- Запись в регистр блока TEST_CHECK.WB_CFG_SLAVE ----
|
---- Запись в регистр блока TEST_CHECK.WB_CFG_SLAVE ----
|
procedure wb_block_check_write (
|
procedure wb_block_check_write (
|
signal cmd: out bh_cmd; -- команда
|
signal cmd: out bh_cmd; -- команда
|
signal ret: in bh_ret; -- ответ
|
signal ret: in bh_ret; -- ответ
|
Line 106... |
Line 121... |
end package wb_block_pkg;
|
end package wb_block_pkg;
|
---------------------------------------------------------------------------------------------------
|
---------------------------------------------------------------------------------------------------
|
package body wb_block_pkg is
|
package body wb_block_pkg is
|
|
|
|
|
|
---- Write to wishbone ----
|
|
procedure wb_write (
|
|
signal cmd: out bh_cmd; -- команда
|
|
signal ret: in bh_ret; -- ответ
|
|
adr: in integer; -- номер регистра
|
|
data: in std_logic_vector( 31 downto 0 ) -- данные
|
|
) is
|
|
begin
|
|
data_write( cmd, ret, TEST_CHECK_WB_CFG_SLAVE+conv_std_logic_vector(adr, 32), data );
|
|
end;
|
|
|
|
---- Read from wishbone ----
|
|
procedure wb_read (
|
|
signal cmd: out bh_cmd; -- команда для ADSP
|
|
signal ret: in bh_ret; -- ответ ADSP
|
|
adr: in integer; -- номер регистра
|
|
data: out std_logic_vector( 31 downto 0 ) -- данные
|
|
) is
|
|
begin
|
|
data_read( cmd, ret, TEST_CHECK_WB_CFG_SLAVE+conv_std_logic_vector(adr, 32), data );
|
|
end;
|
|
|
---- Запись в регистр блока TEST_CHECK.WB_CFG_SLAVE ----
|
---- Запись в регистр блока TEST_CHECK.WB_CFG_SLAVE ----
|
procedure wb_block_check_write (
|
procedure wb_block_check_write (
|
signal cmd: out bh_cmd; -- команда
|
signal cmd: out bh_cmd; -- команда
|
signal ret: in bh_ret; -- ответ
|
signal ret: in bh_ret; -- ответ
|
reg: in integer; -- номер регистра
|
reg: in integer; -- номер регистра
|