OpenCores
URL https://opencores.org/ocsvn/pcie_ds_dma/pcie_ds_dma/trunk

Subversion Repositories pcie_ds_dma

[/] [pcie_ds_dma/] [trunk/] [projects/] [sp605_lx45t_wishbone/] [sp605_lx45t_wishbone.LIB] - Diff between revs 10 and 16

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 10 Rev 16
Line 1... Line 1...
timestamp=1365719381673
timestamp=1365787495048
 
 
[$root]
[$root]
A/$root=22|""|0|1*12128454
A/$root=22|""|0|1*12128454
BinI32/$root=3*1311556
BinI32/$root=3*1311556
Version=9.1.2353.4205  (Windows)|0000004f789cd3cd51282e3033308dcfa930312d892fcf2cce48cacf4b55d04d494a57d0cd51c82fcb8c2fcdcbcc4d4c2eca47e21767e6c278159939997915c9f945a93999490047261c91
Version=9.1.2353.4205  (Windows)|0000004f789cd3cd51282e3033308dcfa930312d892fcf2cce48cacf4b55d04d494a57d0cd51c82fcb8c2fcdcbcc4d4c2eca47e21767e6c278159939997915c9f945a93999490047261c91
Line 420... Line 420...
M=3|0|v98|1359756120734|./src/pcie_src/pcie_core64_m1/pcie_ctrl/core64_rx_engine_m4.vhd|0*415995*0x2a58cf108b3fa6d1b0a75deb5214aaa497e8e39f|0*416534*0xab32bc1a2daf049573e14469f634e0e6
M=3|0|v98|1359756120734|./src/pcie_src/pcie_core64_m1/pcie_ctrl/core64_rx_engine_m4.vhd|0*415995*0x2a58cf108b3fa6d1b0a75deb5214aaa497e8e39f|0*416534*0xab32bc1a2daf049573e14469f634e0e6
R=./src/pcie_src/pcie_core64_m1/pcie_ctrl/core64_rx_engine_m4.vhd|28
R=./src/pcie_src/pcie_core64_m1/pcie_ctrl/core64_rx_engine_m4.vhd|28
Version=9.1.2353.4205  (Windows)|00000004789cd34d494a0700030f015b
Version=9.1.2353.4205  (Windows)|00000004789cd34d494a0700030f015b
 
 
[core64_tx_engine_m4]
[core64_tx_engine_m4]
A/core64_tx_engine_m4=21|./src/pcie_src/pcie_core64_m1/pcie_ctrl/core64_tx_engine_m4.vhd|88|1*8811767
A/core64_tx_engine_m4=21|./src/pcie_src/pcie_core64_m1/pcie_ctrl/core64_tx_engine_m4.vhd|91|1*15332937
BinI32/core64_tx_engine_m4=3*908254
BinI32/core64_tx_engine_m4=3*1734685
I=0*430006
I=0*430006
I/core64_tx_engine_m4=0*661705
I/core64_tx_engine_m4=0*2597329
M=11|0|v98|1359756121000|./src/pcie_src/pcie_core64_m1/pcie_ctrl/core64_tx_engine_m4.vhd|0*429149*0xb05569856eb984e7035f879120bd48c13a9fad3d|0*429873*0xab32bc1a2daf049573e14469f634e0e6
M=11|0|v98|1359756121000|./src/pcie_src/pcie_core64_m1/pcie_ctrl/core64_tx_engine_m4.vhd|0*429149*0xb05569856eb984e7035f879120bd48c13a9fad3d|0*429873*0xab32bc1a2daf049573e14469f634e0e6
M/core64_tx_engine_m4=21|0|v98|1359756283924|./src/pcie_src/pcie_core64_m1/pcie_ctrl/core64_tx_engine_m4.vhd|0*430378*0x0d4244248c951823c9a9a79af340c1b1d804b48b|0*441886*0x9883a4debb77c3d3c4860cd1e2edf83c
M/core64_tx_engine_m4=21|0|v98|1365787494894|./src/pcie_src/pcie_core64_m1/pcie_ctrl/core64_tx_engine_m4.vhd|0*2585747*0x07860b5a89f97ca31674785ce71247c8ad3be79a|0*2597173*0x9883a4debb77c3d3c4860cd1e2edf83c
R=./src/pcie_src/pcie_core64_m1/pcie_ctrl/core64_tx_engine_m4.vhd|64
R=./src/pcie_src/pcie_core64_m1/pcie_ctrl/core64_tx_engine_m4.vhd|64
Version=9.1.2353.4205  (Windows)|00000004789cd34d494a0700030f015b
Version=9.1.2353.4205  (Windows)|00000004789cd34d494a0700030f015b
Version/core64_tx_engine_m4=9.1.2353.4205  (Windows)|00000004789cd34d494a0700030f015b
Version/core64_tx_engine_m4=9.1.2353.4205  (Windows)|00000004789cd34d494a0700030f015b
 
 
[core64_tx_engine_m4_pkg]
[core64_tx_engine_m4_pkg]
Line 1180... Line 1180...
R=./src/pcie_src/pcie_sim/dsport/xilinx_pcie_rport_m2.vhd|65
R=./src/pcie_src/pcie_sim/dsport/xilinx_pcie_rport_m2.vhd|65
Version=9.1.2353.4205  (Windows)|00000004789cd34d494a0700030f015b
Version=9.1.2353.4205  (Windows)|00000004789cd34d494a0700030f015b
 
 
[~A]
[~A]
LastVerilogToplevel=wb_conmax_top
LastVerilogToplevel=wb_conmax_top
ModifyID=2810
ModifyID=2816
Version=73
Version=73
e:/prog/pcie_ds_dma/trunk/projects/sp605_lx45t_wishbone/src/pcie_src/components/rtl/core64_pb_wishbone_ctrl.v=0*2068200*2071838
e:/prog/pcie_ds_dma/trunk/projects/sp605_lx45t_wishbone/src/pcie_src/components/rtl/core64_pb_wishbone_ctrl.v=0*2068200*2071838
e:/prog/pcie_ds_dma/trunk/projects/sp605_lx45t_wishbone/src/pcie_src/pcie_sim/dsport/glbl.v=0*2074137*2075004
e:/prog/pcie_ds_dma/trunk/projects/sp605_lx45t_wishbone/src/pcie_src/pcie_sim/dsport/glbl.v=0*2074137*2075004
e:/prog/pcie_ds_dma/trunk/projects/sp605_lx45t_wishbone/src/wishbone/block_test_check/block_check_wb_burst_slave.v=0*2156638*2157913
e:/prog/pcie_ds_dma/trunk/projects/sp605_lx45t_wishbone/src/wishbone/block_test_check/block_check_wb_burst_slave.v=0*2156638*2157913
e:/prog/pcie_ds_dma/trunk/projects/sp605_lx45t_wishbone/src/wishbone/block_test_generate/block_generate_wb_burst_slave.v=0*2162348*2163981
e:/prog/pcie_ds_dma/trunk/projects/sp605_lx45t_wishbone/src/wishbone/block_test_generate/block_generate_wb_burst_slave.v=0*2162348*2163981
e:/prog/pcie_ds_dma/trunk/projects/sp605_lx45t_wishbone/src/wishbone/cross/wb_conmax_arb.v_wb_conmax_defines.v_wb_conmax_master_if.v_wb_conmax_msel.v_wb_conmax_pri_dec.v_wb_conmax_pri_enc.v_wb_conmax_rf.v_wb_conmax_slave_if.v_wb_conmax_top.v=0*2299417*2350436
e:/prog/pcie_ds_dma/trunk/projects/sp605_lx45t_wishbone/src/wishbone/cross/wb_conmax_arb.v_wb_conmax_defines.v_wb_conmax_master_if.v_wb_conmax_msel.v_wb_conmax_pri_dec.v_wb_conmax_pri_enc.v_wb_conmax_rf.v_wb_conmax_slave_if.v_wb_conmax_top.v=0*2299417*2350436
 
 
[~MFT]
[~MFT]
0=977|0sp605_lx45t_wishbone.mgf|2584969|295210
0=983|0sp605_lx45t_wishbone.mgf|2597329|307388
1=547|1sp605_lx45t_wishbone.mgf|15316229|10507649
1=549|1sp605_lx45t_wishbone.mgf|15332937|10532072
3=497|3sp605_lx45t_wishbone.mgf|1732843|1246239
3=499|3sp605_lx45t_wishbone.mgf|1734685|1258097
 
 
[~U]
[~U]
$root=12|0*2164646|
$root=12|0*2164646|
axi_basic_rx=11|0*841130|
axi_basic_rx=11|0*841130|
axi_basic_rx_null_gen=11|0*848590|
axi_basic_rx_null_gen=11|0*848590|

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.