OpenCores
URL https://opencores.org/ocsvn/phr/phr/trunk

Subversion Repositories phr

[/] [phr/] [branches/] [placas_1.0/] [placas/] [FPGA/] [fpga.pro] - Diff between revs 11 and 17

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 11 Rev 17
Line 1... Line 1...
update=jue 26 abr 2012 22:21:24 ART
update=dom 17 jun 2012 13:21:44 ART
last_client=eeschema
last_client=pcbnew
[general]
[general]
version=1
version=1
[pcbnew]
 
version=1
 
PadDrlX=320
 
PadDimH=600
 
PadDimV=600
 
BoardThickness=630
 
RouteTo=15
 
RouteBo=0
 
Segm45=1
 
Racc45=1
 
SgPcb45=1
 
TxtPcbV=800
 
TxtPcbH=600
 
TxtModV=600
 
TxtModH=600
 
TxtModW=120
 
VEgarde=100
 
DrawLar=150
 
EdgeLar=150
 
TxtLar=120
 
MSegLar=150
 
WpenSer=10
 
[pcbnew/libraries]
 
LibName1=sockets
 
LibName2=connect
 
LibName3=discret
 
LibName4=pin_array
 
LibName5=divers
 
LibName6=libcms
 
LibName7=display
 
LibName8=valves
 
LibName9=led
 
LibName10=dip_sockets
 
LibName11=xilinx_spartan3_virtex4_and_5
 
LibName12=xilinx_virtexii-xc2v80&flashprom
 
LibName13=libreria/DIP4-8_OSC
 
LibName14=libreria/HOLE
 
LibName15=libreria/pin_array_x1
 
LibName16=libreria/TPS75003_PM_INV
 
LibDir=
 
[cvpcb]
 
version=1
 
NetIExt=net
 
[cvpcb/libraries]
 
EquName1=devcms
 
[eeschema]
[eeschema]
version=1
version=1
LibDir=
LibDir=
NetFmt=1
NetFmt=1
HPGLSpd=20
HPGLSpd=20
Line 115... Line 70...
LibName30=xilinx_virtexii-xc2v80&flashprom
LibName30=xilinx_virtexii-xc2v80&flashprom
LibName31=libreria/tps75003_pm
LibName31=libreria/tps75003_pm
LibName32=libreria/pcb_hole
LibName32=libreria/pcb_hole
LibName33=libreria/osc
LibName33=libreria/osc
LibName34=xc3s50a-vq100
LibName34=xc3s50a-vq100
 
LibName35=libreria/xilinx_virtexii-xc2v80&flashprom
 
LibName36=libreria/xc3s50a-vq100
 
[cvpcb]
 
version=1
 
NetIExt=net
 
[cvpcb/libraries]
 
EquName1=devcms
 
[pcbnew]
 
version=1
 
PadDrlX=1575
 
PadDimH=1654
 
PadDimV=1654
 
BoardThickness=630
 
RouteTo=15
 
RouteBo=0
 
Segm45=1
 
Racc45=1
 
SgPcb45=1
 
TxtPcbV=800
 
TxtPcbH=600
 
TxtModV=600
 
TxtModH=600
 
TxtModW=120
 
VEgarde=100
 
DrawLar=150
 
EdgeLar=150
 
TxtLar=120
 
MSegLar=150
 
WpenSer=1
 
[pcbnew/libraries]
 
LibDir=
 
LibName1=libreria/xilinx_spartan3_virtex4_and_5
 
LibName2=sockets
 
LibName3=connect
 
LibName4=discret
 
LibName5=pin_array
 
LibName6=divers
 
LibName7=libcms
 
LibName8=display
 
LibName9=valves
 
LibName10=led
 
LibName11=dip_sockets
 
LibName12=libreria/DIP4-8_OSC
 
LibName13=libreria/HOLE
 
LibName14=libreria/pin_array_x1
 
LibName15=libreria/TPS75003_PM_INV
 
LibName16=libreria/pulsador-inti
 
LibName17=libreria/rc-master-smd
 
LibName18=libreria/rc-master
 
LibName19=libreria/xilinx_virtexii-xc2v80&flashprom
 
LibName20=libreria/connectores

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.