OpenCores
URL https://opencores.org/ocsvn/phr/phr/trunk

Subversion Repositories phr

[/] [phr/] [trunk/] [doc/] [informe-tesis/] [reports/] [schedule_2013-03-20/] [schedule.toc] - Diff between revs 161 and 163

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 161 Rev 163
Line 4... Line 4...
\contentsline {subsection}{\numberline {2.1}Instalaci\IeC {\'o}n del \textsl {software} \ac {openocd}}{2}
\contentsline {subsection}{\numberline {2.1}Instalaci\IeC {\'o}n del \textsl {software} \ac {openocd}}{2}
\contentsline {subsection}{\numberline {2.2}\textsl {Interface}}{2}
\contentsline {subsection}{\numberline {2.2}\textsl {Interface}}{2}
\contentsline {subsection}{\numberline {2.3}Documentaci\IeC {\'o}n de comandos y \textsl {scripts}}{3}
\contentsline {subsection}{\numberline {2.3}Documentaci\IeC {\'o}n de comandos y \textsl {scripts}}{3}
\contentsline {subsection}{\numberline {2.4}Agregar un \ac {TAP}}{4}
\contentsline {subsection}{\numberline {2.4}Agregar un \ac {TAP}}{4}
\contentsline {subsection}{\numberline {2.5}Multiples \ac {TAP}}{5}
\contentsline {subsection}{\numberline {2.5}Multiples \ac {TAP}}{5}
\contentsline {subsection}{\numberline {2.6}Programaci\IeC {\'o}n \ac {CPLD}}{5}
\contentsline {subsection}{\numberline {2.6}Programaci\IeC {\'o}n del \ac {CPLD}}{5}
\contentsline {subsection}{\numberline {2.7}\textsl {Debugging}}{6}
\contentsline {subsection}{\numberline {2.7}\textsl {Debugging}}{6}
\contentsline {section}{\numberline {3}\textsl {Software} \emph {xc3sprog}}{7}
\contentsline {section}{\numberline {3}\textsl {Software} \emph {xc3sprog}}{7}
\contentsline {subsection}{\numberline {3.1}Instalaci\IeC {\'o}n del \textsl {software} xc3sprog}{7}
\contentsline {subsection}{\numberline {3.1}Instalaci\IeC {\'o}n del \textsl {software} xc3sprog}{7}
\contentsline {subsection}{\numberline {3.2}Documentaci\IeC {\'o}n de comandos y \textsl {scripts}}{8}
\contentsline {subsection}{\numberline {3.2}Documentaci\IeC {\'o}n de comandos y \textsl {scripts}}{8}
\contentsline {subsubsection}{\numberline {3.2.1}Configuraci\IeC {\'o}n del \textsl {interface}}{8}
\contentsline {subsubsection}{\numberline {3.2.1}Configuraci\IeC {\'o}n del \textsl {interface}}{8}
\contentsline {subsubsection}{\numberline {3.2.2}Dispositivos soportados}{9}
\contentsline {subsubsection}{\numberline {3.2.2}Dispositivos soportados}{9}
\contentsline {subsubsection}{\numberline {3.2.3}Comandos b\IeC {\'a}sicos}{10}
\contentsline {subsubsection}{\numberline {3.2.3}Comandos b\IeC {\'a}sicos}{10}
\contentsline {subsection}{\numberline {3.3}Programaci\IeC {\'o}n \ac {CPLD}}{13}
\contentsline {subsection}{\numberline {3.3}Programaci\IeC {\'o}n de \ac {FPGA} y memoria PROM}{13}
\contentsline {subsection}{\numberline {3.4}\textsl {Debugging}}{13}
\contentsline {subsubsection}{\numberline {3.3.1}Programaci\IeC {\'o}n de la FPGA}{13}
\contentsline {section}{\numberline {4}Documentaci\IeC {\'o}n}{13}
\contentsline {subsubsection}{\numberline {3.3.2}Programaci\IeC {\'o}n de la memoria PROM}{14}
\contentsline {section}{\numberline {A}Acr\IeC {\'o}nimos}{14}
\contentsline {subsection}{\numberline {3.4}Programaci\IeC {\'o}n del \ac {CPLD}}{15}
\contentsline {section}{\numberline {B}Repositorio de proyecto}{14}
\contentsline {section}{\numberline {4}Documentaci\IeC {\'o}n}{15}
 
\contentsline {section}{\numberline {A}Acr\IeC {\'o}nimos}{16}
 
\contentsline {section}{\numberline {B}Repositorio de proyecto}{16}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.