URL
https://opencores.org/ocsvn/pit/pit/trunk
[/] [pit/] [trunk/] [bench/] [verilog/] [tst_bench_top.v] - Diff between revs 3 and 8
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 3 |
Rev 8 |
| Line 53... |
Line 53... |
wire [31:0] adr;
|
wire [31:0] adr;
|
wire [15:0] dat_i, dat_o, dat0_i, dat1_i, dat2_i, dat3_i;
|
wire [15:0] dat_i, dat_o, dat0_i, dat1_i, dat2_i, dat3_i;
|
wire we;
|
wire we;
|
wire stb;
|
wire stb;
|
wire cyc;
|
wire cyc;
|
wire ack;
|
wire ack, ack_1, ack_2, ack_3, ack_4;
|
wire inta_1, inta_2, inta_3, inta_4;
|
wire inta_1, inta_2, inta_3, inta_4;
|
wire count_en_1;
|
wire count_en_1;
|
wire count_flag_1;
|
wire count_flag_1;
|
|
|
reg [15:0] q, qq;
|
reg [15:0] q, qq;
|
| Line 153... |
Line 153... |
assign dat_i = ({16{stb0}} & dat0_i) |
|
assign dat_i = ({16{stb0}} & dat0_i) |
|
({16{stb1}} & dat1_i) |
|
({16{stb1}} & dat1_i) |
|
({16{stb2}} & dat2_i) |
|
({16{stb2}} & dat2_i) |
|
({16{stb3}} & {8'b0, dat3_i[7:0]});
|
({16{stb3}} & {8'b0, dat3_i[7:0]});
|
|
|
|
assign ack = ack_1 || ack_2 || ack_3 || ack_4;
|
|
|
// hookup wishbone_PIT_master core - Parameters take all default values
|
// hookup wishbone_PIT_master core - Parameters take all default values
|
// Async Reset, 16 bit Bus, 16 bit Granularity
|
// Async Reset, 16 bit Bus, 16 bit Granularity
|
pit_top pit_1(
|
pit_top pit_1(
|
// wishbone interface
|
// wishbone interface
|
.wb_clk_i(mstr_test_clk),
|
.wb_clk_i(mstr_test_clk),
|
| Line 167... |
Line 169... |
.wb_dat_o(dat0_i),
|
.wb_dat_o(dat0_i),
|
.wb_we_i(we),
|
.wb_we_i(we),
|
.wb_stb_i(stb0),
|
.wb_stb_i(stb0),
|
.wb_cyc_i(cyc),
|
.wb_cyc_i(cyc),
|
.wb_sel_i( 2'b11 ),
|
.wb_sel_i( 2'b11 ),
|
.wb_ack_o(ack),
|
.wb_ack_o(ack_1),
|
.pit_irq_o(inta_1),
|
.pit_irq_o(inta_1),
|
|
|
.pit_o(pit_1_out),
|
.pit_o(pit_1_out),
|
.ext_sync_i(1'b0),
|
.ext_sync_i(1'b0),
|
.cnt_sync_o(count_en_1),
|
.cnt_sync_o(count_en_1),
|
| Line 191... |
Line 193... |
.wb_dat_o(dat1_i),
|
.wb_dat_o(dat1_i),
|
.wb_we_i(we),
|
.wb_we_i(we),
|
.wb_stb_i(stb1),
|
.wb_stb_i(stb1),
|
.wb_cyc_i(cyc),
|
.wb_cyc_i(cyc),
|
.wb_sel_i( 2'b11 ),
|
.wb_sel_i( 2'b11 ),
|
.wb_ack_o(ack),
|
.wb_ack_o(ack_2),
|
.pit_irq_o(inta_2),
|
.pit_irq_o(inta_2),
|
|
|
.pit_o(pit_2_out),
|
.pit_o(pit_2_out),
|
.ext_sync_i(count_en_1),
|
.ext_sync_i(count_en_1),
|
.cnt_sync_o(count_en_2),
|
.cnt_sync_o(count_en_2),
|
| Line 215... |
Line 217... |
.wb_dat_o(dat2_i),
|
.wb_dat_o(dat2_i),
|
.wb_we_i(we),
|
.wb_we_i(we),
|
.wb_stb_i(stb2),
|
.wb_stb_i(stb2),
|
.wb_cyc_i(cyc),
|
.wb_cyc_i(cyc),
|
.wb_sel_i( 2'b11 ),
|
.wb_sel_i( 2'b11 ),
|
.wb_ack_o(ack),
|
.wb_ack_o(ack_3),
|
.pit_irq_o(inta_3),
|
.pit_irq_o(inta_3),
|
|
|
.pit_o(pit_3_out),
|
.pit_o(pit_3_out),
|
.ext_sync_i(count_en_1),
|
.ext_sync_i(count_en_1),
|
.cnt_sync_o(count_en_3),
|
.cnt_sync_o(count_en_3),
|
| Line 239... |
Line 241... |
.wb_dat_o(dat3_i[7:0]),
|
.wb_dat_o(dat3_i[7:0]),
|
.wb_we_i(we),
|
.wb_we_i(we),
|
.wb_stb_i(stb3),
|
.wb_stb_i(stb3),
|
.wb_cyc_i(cyc),
|
.wb_cyc_i(cyc),
|
.wb_sel_i( 2'b11 ),
|
.wb_sel_i( 2'b11 ),
|
.wb_ack_o(ack),
|
.wb_ack_o(ack_4),
|
.pit_irq_o(inta_4),
|
.pit_irq_o(inta_4),
|
|
|
.pit_o(pit_4_out),
|
.pit_o(pit_4_out),
|
.ext_sync_i(count_en_1),
|
.ext_sync_i(count_en_1),
|
.cnt_sync_o(count_en_4),
|
.cnt_sync_o(count_en_4),
|
© copyright 1999-2025
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.