OpenCores
URL https://opencores.org/ocsvn/plasma/plasma/trunk

Subversion Repositories plasma

[/] [plasma/] [tags/] [V2_1/] [vhdl/] [makefile] - Diff between revs 2 and 7

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 2 Rev 7
Line 1... Line 1...
VHD = mips_pack alu bus_mux control mem_ctrl mult pc_next reg_bank shifter \
#Makefile for MIPS-lite
                mips_cpu
 
 
 
all: work/tbench/_primary.dat
#for ModelSim
 
#WORK_DIR = work
work/mips_pack/_primary.dat: mips_pack.vhd
#DEP_FILE = _primary.dat
        vcom -check_synthesis mips_pack.vhd
#COMPILE = vcom -check_synthesis
 
 
work/alu/_primary.dat: mips_pack.vhd alu.vhd
#for FREE VHDL simulator http://www.symphonyeda.com
        vcom -check_synthesis alu.vhd
WORK_DIR = work.sym
 
DEP_FILE = prim.dep
work/bus_mux/_primary.dat: mips_pack.vhd bus_mux.vhd
COMPILE = vhdlp -s
        vcom -check_synthesis bus_mux.vhd
 
 
all: $(WORK_DIR)/tbench/$(DEP_FILE)
work/control/_primary.dat: mips_pack.vhd control.vhd
 
        vcom -check_synthesis control.vhd
run: all
 
        -@echo off > output.txt
work/mem_ctrl/_primary.dat: mips_pack.vhd mem_ctrl.vhd
        -@echo on
        vcom -check_synthesis mem_ctrl.vhd
        -@start tail -f output.txt
 
        vhdle -t 10ms tbench
work/mult/_primary.dat: mips_pack.vhd mult.vhd
        -@diff output.txt ../tools/output.txt
        vcom -check_synthesis mult.vhd
 
 
simulate: all
work/pc_next/_primary.dat: mips_pack.vhd pc_next.vhd
        vhdle -s -t 10us tbench -do simili.cmd -list trace.txt
        vcom -check_synthesis pc_next.vhd
        -@..\tools\tracehex
 
        -@ed trace2.txt
work/reg_bank/_primary.dat: mips_pack.vhd reg_bank.vhd
 
        vcom -check_synthesis reg_bank.vhd
$(WORK_DIR)/mips_pack/$(DEP_FILE): mips_pack.vhd
 
        $(COMPILE) mips_pack.vhd
work/shifter/_primary.dat: mips_pack.vhd shifter.vhd
 
        vcom -check_synthesis shifter.vhd
$(WORK_DIR)/alu/$(DEP_FILE): mips_pack.vhd alu.vhd
 
        $(COMPILE) alu.vhd
work/mips_cpu/_primary.dat: mips_cpu.vhd \
 
        work/mips_pack/_primary.dat \
$(WORK_DIR)/bus_mux/$(DEP_FILE): mips_pack.vhd bus_mux.vhd
   work/alu/_primary.dat \
        $(COMPILE) bus_mux.vhd
        work/bus_mux/_primary.dat \
 
        work/control/_primary.dat \
$(WORK_DIR)/control/$(DEP_FILE): mips_pack.vhd control.vhd
        work/mem_ctrl/_primary.dat \
        $(COMPILE) control.vhd
        work/mult/_primary.dat \
 
        work/pc_next/_primary.dat \
$(WORK_DIR)/mem_ctrl/$(DEP_FILE): mips_pack.vhd mem_ctrl.vhd
        work/reg_bank/_primary.dat \
        $(COMPILE) mem_ctrl.vhd
        work/shifter/_primary.dat
 
        vcom -check_synthesis mips_cpu.vhd
$(WORK_DIR)/mult/$(DEP_FILE): mips_pack.vhd mult.vhd
 
        $(COMPILE) mult.vhd
work/ram/_primary.dat: ram.vhd
 
        vcom -explicit ram.vhd
$(WORK_DIR)/pc_next/$(DEP_FILE): mips_pack.vhd pc_next.vhd
 
        $(COMPILE) pc_next.vhd
work/tbench/_primary.dat: tbench.vhd \
 
        work/mips_cpu/_primary.dat \
$(WORK_DIR)/reg_bank/$(DEP_FILE): mips_pack.vhd reg_bank.vhd
        work/ram/_primary.dat
        $(COMPILE) reg_bank.vhd
        vcom tbench.vhd
 
 
$(WORK_DIR)/shifter/$(DEP_FILE): mips_pack.vhd shifter.vhd
 
        $(COMPILE) shifter.vhd
 
 
 
$(WORK_DIR)/mips_cpu/$(DEP_FILE): mips_cpu.vhd \
 
        $(WORK_DIR)/mips_pack/$(DEP_FILE) \
 
        $(WORK_DIR)/alu/$(DEP_FILE) \
 
        $(WORK_DIR)/bus_mux/$(DEP_FILE) \
 
        $(WORK_DIR)/control/$(DEP_FILE) \
 
        $(WORK_DIR)/mem_ctrl/$(DEP_FILE) \
 
        $(WORK_DIR)/mult/$(DEP_FILE) \
 
        $(WORK_DIR)/pc_next/$(DEP_FILE) \
 
        $(WORK_DIR)/reg_bank/$(DEP_FILE) \
 
        $(WORK_DIR)/shifter/$(DEP_FILE)
 
        $(COMPILE) mips_cpu.vhd
 
 
 
$(WORK_DIR)/ram/$(DEP_FILE): mips_pack.vhd ram.vhd
 
        $(COMPILE) -87 ram.vhd
 
 
 
$(WORK_DIR)/tbench/$(DEP_FILE): mips_pack.vhd tbench.vhd \
 
        $(WORK_DIR)/mips_pack/$(DEP_FILE) \
 
        $(WORK_DIR)/mips_cpu/$(DEP_FILE) \
 
        $(WORK_DIR)/ram/$(DEP_FILE)
 
        $(COMPILE) tbench.vhd
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.