URL
https://opencores.org/ocsvn/plasma/plasma/trunk
[/] [plasma/] [trunk/] [vhdl/] [plasma.vhd] - Diff between revs 139 and 184
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 139 |
Rev 184 |
Line 8... |
Line 8... |
-- Software 'as is' without warranty. Author liable for nothing.
|
-- Software 'as is' without warranty. Author liable for nothing.
|
-- DESCRIPTION:
|
-- DESCRIPTION:
|
-- This entity combines the CPU core with memory and a UART.
|
-- This entity combines the CPU core with memory and a UART.
|
--
|
--
|
-- Memory Map:
|
-- Memory Map:
|
-- 0x00000000 - 0x0000ffff Internal RAM (16KB)
|
-- 0x00000000 - 0x0000ffff Internal RAM (8KB)
|
-- 0x10000000 - 0x000fffff External RAM (1MB)
|
-- 0x10000000 - 0x100fffff External RAM (1MB)
|
-- Access all Misc registers with 32-bit accesses
|
-- Access all Misc registers with 32-bit accesses
|
-- 0x20000000 Uart Write (will pause CPU if busy)
|
-- 0x20000000 Uart Write (will pause CPU if busy)
|
-- 0x20000000 Uart Read
|
-- 0x20000000 Uart Read
|
-- 0x20000010 IRQ Mask
|
-- 0x20000010 IRQ Mask
|
-- 0x20000020 IRQ Status
|
-- 0x20000020 IRQ Status
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.