OpenCores
URL https://opencores.org/ocsvn/pltbutils/pltbutils/trunk

Subversion Repositories pltbutils

[/] [pltbutils/] [branches/] [dev0007/] [doc/] [release_note.txt] - Diff between revs 55 and 83

Show entire file | Details | Blame | View Log

Rev 55 Rev 83
Line 1... Line 1...
pltbutils release_note.txt
pltbutils release_note.txt
 
 
 
alpha0007 January 13, 2014
 
1. Renamed example/vhdl/*.* to examples/vhdl/examples2/*.*
 
   This is example code where the testcase process(es) are located
 
   in a testcase component, enabling multiple testcase architectures.
 
   Renamed sim/example_sim/ to sim/modelsim_tb_example2/
 
2. Created examples/vhdl/examples1/
 
   This is example code where the testcase process is located in the
 
   testbench top.
 
   Created sim/modelsim_tb_example1/
 
3. Renamed sim/bench_sim/ to sim/modelsim_tb_pltbutils/
 
4. Renamed template/vhdl/*.* to templates/vhdl/template2/*.*
 
5. Created templates/vhdl/template1/
 
6. Updated specification_pltbutils.docx/pdf to rev 0.5
 
 
alpha0006 January 09, 2014
alpha0006 January 09, 2014
1. Replaced shared variables with a normal variable, and global signals with
1. Replaced shared variables with a normal variable, and global signals with
   a normal signal.
   a normal signal.
   VHDL-2000 and later requires that shared variables use protected types,
   VHDL-2000 and later requires that shared variables use protected types,
   but protected types weren't available in earlier VHDL versions.
   but protected types weren't available in earlier VHDL versions.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.