OpenCores
URL https://opencores.org/ocsvn/pltbutils/pltbutils/trunk

Subversion Repositories pltbutils

[/] [pltbutils/] [tags/] [beta0001/] [sim/] [modelsim_tb_example2/] [bin/] [comp.do] - Diff between revs 28 and 47

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 28 Rev 47
Line 2... Line 2...
# ModelSim do-script for compiling design and testbench
# ModelSim do-script for compiling design and testbench
vlib work
vlib work
vcom -novopt -work work \
vcom -novopt -work work \
     ../../../example/vhdl/dut_example.vhd \
     ../../../example/vhdl/dut_example.vhd \
     ../../../src/vhdl/txt_util.vhd \
     ../../../src/vhdl/txt_util.vhd \
     ../../../src/vhdl/pltbutils_type_pkg.vhd \
 
     ../../../src/vhdl/pltbutils_user_cfg_pkg.vhd \
     ../../../src/vhdl/pltbutils_user_cfg_pkg.vhd \
     ../../../src/vhdl/pltbutils_func_pkg.vhd \
     ../../../src/vhdl/pltbutils_func_pkg.vhd \
     ../../../src/vhdl/pltbutils_comp.vhd \
     ../../../src/vhdl/pltbutils_comp.vhd \
     ../../../src/vhdl/pltbutils_comp_pkg.vhd \
     ../../../src/vhdl/pltbutils_comp_pkg.vhd \
     ../../../example/vhdl/tc_example.vhd \
     ../../../example/vhdl/tc_example.vhd \

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.