URL
https://opencores.org/ocsvn/pltbutils/pltbutils/trunk
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 55 |
Rev 64 |
| Line 1... |
Line 1... |
# comp.do
|
# comp.do
|
# ModelSim do-script for compiling design and testbench
|
# ModelSim do-script for compiling design and testbench
|
vlib work
|
vlib work
|
vcom -novopt -work work \
|
vcom -novopt -work work \
|
../../../example/vhdl/dut_example.vhd \
|
../../../examples/vhdl/rtl_example/dut_example.vhd \
|
../../../src/vhdl/txt_util.vhd \
|
../../../src/vhdl/txt_util.vhd \
|
../../../src/vhdl/pltbutils_user_cfg_pkg.vhd \
|
../../../src/vhdl/pltbutils_user_cfg_pkg.vhd \
|
../../../src/vhdl/pltbutils_func_pkg.vhd \
|
../../../src/vhdl/pltbutils_func_pkg.vhd \
|
../../../src/vhdl/pltbutils_comp.vhd \
|
../../../src/vhdl/pltbutils_comp.vhd \
|
../../../src/vhdl/pltbutils_comp_pkg.vhd \
|
../../../src/vhdl/pltbutils_comp_pkg.vhd \
|
../../../example/vhdl/tc_example.vhd \
|
../../../examples/vhdl/tb_example2/tc_example2.vhd \
|
$1 \
|
$1 \
|
../../../example/vhdl/tb_example.vhd
|
../../../examples/vhdl/tb_example2/tb_example2.vhd
|
|
|
No newline at end of file
|
No newline at end of file
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.