URL
https://opencores.org/ocsvn/pltbutils/pltbutils/trunk
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 97 |
Rev 101 |
Line 57... |
Line 57... |
architecture tc1 of tc_example2 is
|
architecture tc1 of tc_example2 is
|
begin
|
begin
|
p_tc1 : process
|
p_tc1 : process
|
variable pltbv : pltbv_t := C_PLTBV_INIT;
|
variable pltbv : pltbv_t := C_PLTBV_INIT;
|
begin
|
begin
|
startsim("tc1", pltbv, pltbs);
|
startsim("tc1", "", pltbv, pltbs);
|
rst <= '1';
|
rst <= '1';
|
carry_in <= '0';
|
carry_in <= '0';
|
x <= (others => '0');
|
x <= (others => '0');
|
y <= (others => '0');
|
y <= (others => '0');
|
|
|
© copyright 1999-2025
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.