OpenCores
URL https://opencores.org/ocsvn/pltbutils/pltbutils/trunk

Subversion Repositories pltbutils

[/] [pltbutils/] [trunk/] [examples/] [vhdl/] [tb_example2/] [tc1.vhd] - Diff between revs 97 and 101

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 97 Rev 101
Line 57... Line 57...
architecture tc1 of tc_example2 is
architecture tc1 of tc_example2 is
begin
begin
  p_tc1 : process
  p_tc1 : process
    variable pltbv  : pltbv_t := C_PLTBV_INIT;
    variable pltbv  : pltbv_t := C_PLTBV_INIT;
  begin
  begin
    startsim("tc1", pltbv, pltbs);
    startsim("tc1", "", pltbv, pltbs);
    rst         <= '1';
    rst         <= '1';
    carry_in    <= '0';
    carry_in    <= '0';
    x           <= (others => '0');
    x           <= (others => '0');
    y           <= (others => '0');
    y           <= (others => '0');
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.