URL
https://opencores.org/ocsvn/pltbutils/pltbutils/trunk
Show entire file |
Details |
Blame |
View Log
Rev 84 |
Rev 107 |
Line 1... |
Line 1... |
# tc1.do
|
# tc1.do
|
# ModelSim do script for compiling and running simulation
|
# ModelSim do script for compiling and running simulation
|
|
set libname worklib
|
set vsim_arg ""
|
set vsim_arg ""
|
if {$argc >= 1} {
|
if {$argc >= 1} {
|
set vsim_arg $1
|
set vsim_arg $1
|
}
|
}
|
|
|
do comp.do
|
do comp.do
|
vsim -l ../log/tc1.log $vsim_arg tb_example1
|
vsim -l ../log/tc1.log $vsim_arg $libname.tb_example1
|
#do log.do
|
if [file exists log.do] {
|
|
do log.do
|
|
}
|
|
if [file exists ../bin/wave.do] {
|
do ../bin/wave.do
|
do ../bin/wave.do
|
|
}
|
run 1 ms
|
run 1 ms
|
|
|
|
|
No newline at end of file
|
No newline at end of file
|
© copyright 1999-2025
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.