URL
https://opencores.org/ocsvn/potato/potato/trunk
[/] [potato/] [trunk/] [benchmarks/] [platform.h] - Diff between revs 61 and 65
Show entire file |
Details |
Blame |
View Log
Rev 61 |
Rev 65 |
Line 22... |
Line 22... |
#define UART_BASE 0x00005000
|
#define UART_BASE 0x00005000
|
#define TIMER_BASE 0x00005800
|
#define TIMER_BASE 0x00005800
|
#define SEG7_BASE 0x00006000
|
#define SEG7_BASE 0x00006000
|
|
|
// IRQs:
|
// IRQs:
|
#define EXTERNAL_IRQ 0
|
#define IRQ_EXTERNAL 0
|
#define TIMER_IRQ 5
|
#define IRQ_UART_RTS 1
|
|
#define IRQ_UART_RECV 2
|
|
#define IRQ_TIMER 5
|
|
|
// GPIO register offsets:
|
// GPIO register offsets:
|
#define GPIO_INPUT 0
|
#define GPIO_INPUT 0
|
#define GPIO_OUTPUT 4
|
#define GPIO_OUTPUT 4
|
#define GPIO_DIR 8
|
#define GPIO_DIR 8
|
Line 35... |
Line 37... |
// UART register offsets:
|
// UART register offsets:
|
#define UART_TX 0
|
#define UART_TX 0
|
#define UART_RX 4
|
#define UART_RX 4
|
#define UART_STATUS 8
|
#define UART_STATUS 8
|
|
|
|
// UART status register bits:
|
|
#define UART_STATUS_RXBUF_EMPTY 0
|
|
#define UART_STATUS_TXBUF_EMPTY 1
|
|
#define UART_STATUS_RXBUF_FULL 2
|
|
#define UART_STATUS_TXBUF_FULL 3
|
|
|
// Timer register offsets:
|
// Timer register offsets:
|
#define TIMER_CTRL 0
|
#define TIMER_CTRL 0
|
#define TIMER_COMPARE 4
|
#define TIMER_COMPARE 4
|
#define TIMER_COUNTER 8
|
#define TIMER_COUNTER 8
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.