OpenCores
URL https://opencores.org/ocsvn/potato/potato/trunk

Subversion Repositories potato

[/] [potato/] [trunk/] [example/] [README] - Diff between revs 7 and 8

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 7 Rev 8
Line 21... Line 21...
`timer_clk` respectively. Name the input clock `clk`.
`timer_clk` respectively. Name the input clock `clk`.
 
 
### Instruction memory
### Instruction memory
 
 
Add a block RAM to use as instruction ROM using the Block Memory Generator.
Add a block RAM to use as instruction ROM using the Block Memory Generator.
Choose "Single Port ROM" as memory type, set port A width to 32 bits and
Choose "Single Port ROM" as memory type, name it "instruction_rom" and set
port A depth to 2048. Initialize it with your application binary and,
port A width to 32 bits and port A depth to 2048. Initialize it with your
optionally, fill the remaining memory locations with 0x00000013.
application binary and, optionally, fill the remaining memory locations with
 
0x00000013.
 
 
### Test it!
### Test it!
 
 
Now you can test it and hopefully it works :-)
Now you can test it and hopefully it works :-)
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.