OpenCores
URL https://opencores.org/ocsvn/present/present/trunk

Subversion Repositories present

[/] [present/] [trunk/] [Pure/] [rtl/] [vhdl/] [keyupd.vhd] - Diff between revs 3 and 4

Show entire file | Details | Blame | View Log

Rev 3 Rev 4
Line 1... Line 1...
 
-----------------------------------------------------------------------
 
----                                                               ----
 
---- Present - a lightweight block cipher project                  ----
 
----                                                               ----
 
---- This file is part of the Present - a lightweight block        ----
 
---- cipher project                                                ----
 
---- http://www.http://opencores.org/project,present               ----
 
----                                                               ----
 
---- Description:                                                  ----
 
----     Key update module for present cipher it is 'signal        ----
 
---- mixing' made by rotation left by 61 bits, using one s-box,    ----
 
---- and output of the counter. For more information see           ----
 
---- http://homes.esat.kuleuven.be/~abogdano/papers/               ----
 
---- present_ches07.pdf                                            ----
 
---- To Do:                                                        ----
 
----                                                               ----
 
---- Author(s):                                                    ----
 
---- - Krzysztof Gajewski, gajos@opencores.org                     ----
 
----                       k.gajewski@gmail.com                    ----
 
----                                                               ----
 
-----------------------------------------------------------------------
 
----                                                               ----
 
---- Copyright (C) 2013 Authors and OPENCORES.ORG                  ----
 
----                                                               ----
 
---- This source file may be used and distributed without          ----
 
---- restriction provided that this copyright statement is not     ----
 
---- removed from the file and that any derivative work contains   ----
 
---- the original copyright notice and the associated disclaimer.  ----
 
----                                                               ----
 
---- This source file is free software; you can redistribute it    ----
 
---- and-or modify it under the terms of the GNU Lesser General    ----
 
---- Public License as published by the Free Software Foundation;  ----
 
---- either version 2.1 of the License, or (at your option) any    ----
 
---- later version.                                                ----
 
----                                                               ----
 
---- This source is distributed in the hope that it will be        ----
 
---- useful, but WITHOUT ANY WARRANTY; without even the implied    ----
 
---- warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR       ----
 
---- PURPOSE. See the GNU Lesser General Public License for more   ----
 
---- details.                                                      ----
 
----                                                               ----
 
---- You should have received a copy of the GNU Lesser General     ----
 
---- Public License along with this source; if not, download it    ----
 
---- from http://www.opencores.org/lgpl.shtml                      ----
 
----                                                               ----
 
-----------------------------------------------------------------------
 
library IEEE;
 
use IEEE.STD_LOGIC_1164.ALL;
 
use IEEE.STD_LOGIC_ARITH.ALL;
 
use IEEE.STD_LOGIC_UNSIGNED.ALL;
 
 
 No newline at end of file
 No newline at end of file
 
entity keyupd is
 
        generic(
 
                w_80: integer := 80;
 
                w_5 : integer := 5;
 
                w_4 : integer := 4);
 
        port(
 
                key : in std_logic_vector(w_80-1 downto 0);
 
                num : in std_logic_vector(w_5-1 downto 0);
 
                keyout : out std_logic_vector(w_80-1 downto 0)
 
        );
 
end keyupd;
 
 
 
architecture Behavioral of keyupd is
 
 
 
        component slayer is
 
                generic(w_4: integer := 4);
 
                port(
 
                        input : in std_logic_vector(w_4-1 downto 0);
 
                        output : out std_logic_vector(w_4-1 downto 0)
 
                );
 
        end component;
 
 
 
        signal changed : std_logic_vector(w_4-1 downto 0);
 
        signal changin : std_logic_vector(w_4-1 downto 0);
 
        signal keytemp : std_logic_vector(w_80-1 downto 0);
 
 
 
        begin
 
                s1: slayer port map(input => changin, output => changed);
 
                changin <= keytemp(79 downto 76);
 
                keytemp <= key(18 downto 0) & key(79 downto 19);
 
                keyout(79 downto 76)<= changed;
 
                keyout(75 downto 20) <= keytemp(75 downto 20);
 
                keyout(19 downto 15)<= keytemp(19 downto 15) xor num;
 
                keyout(14 downto 0) <= keytemp(14 downto 0);
 
        end Behavioral;
 No newline at end of file
 No newline at end of file

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.