URL
https://opencores.org/ocsvn/product_code_iterative_decoder/product_code_iterative_decoder/trunk
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 2 |
Rev 10 |
?rev1line? |
?rev2line? |
|
# $Id: README,v 1.1.1.1 2005-11-15 01:51:25 arif_endro Exp $
|
|
|
|
Directory Layout
|
|
|
|
.
|
|
|-- bench -> the test bench directory
|
|
|
|
|
|-- data -> data files, e.g. senddata.txt, rxin100DB.txt, start.txt
|
|
|
|
|
|-- doc -> documentation files
|
|
|
|
|
`-- source -> the VHDL source of this project.
|
|
|
|
Test Bench
|
|
|
|
If you want to run the test bench, then go to the bench subdirectory and
|
|
then run the modelsim do file, i.e. `modelsim_bench.do'. This simulation
|
|
will generate an output into a file called `send_out.txt', then you can
|
|
compare this file with the original informations, i.e. `senddata.txt',
|
|
but first you must discard the first 12 lines before starting the
|
|
comparation. This comparation can be done automatically by running
|
|
script `analyze.sh' on the bench subdirectory.
|
|
|
|
Sincerely,
|
|
|
|
Arif E. Nugroho
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.