OpenCores

URL https://opencores.org/ocsvn/qaz_libs/qaz_libs/trunk

Subversion Repositories qaz_libs

[/] [qaz_libs/] [trunk/] [basal/] [src/] [RAM/] [bram_tdp.v] - Diff between revs 34 and 37

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 34	Rev 37
Line 58...	Line 58...


`// --------------------------------------------------------------------`	`// --------------------------------------------------------------------`
`// Port A`	`// Port A`
`always @(posedge a_clk)`	`always @(posedge a_clk)`
	`if(a_wr)`
`begin`	`begin`
`a_dout <= mem[a_addr];`
`if(a_wr) begin`
`a_dout <= a_din;`	`a_dout <= a_din;`
`mem[a_addr] <= a_din;`	`mem[a_addr] <= a_din;`
`end`	`end`
`end`	`else`
	`a_dout <= mem[a_addr];`


`// --------------------------------------------------------------------`	`// --------------------------------------------------------------------`
`// Port B`	`// Port B`
`always @(posedge b_clk)`	`always @(posedge b_clk)`
	`if(b_wr)`
`begin`	`begin`
`b_dout <= mem[b_addr];`
`if(b_wr) begin`
`b_dout <= b_din;`	`b_dout <= b_din;`
`mem[b_addr] <= b_din;`	`mem[b_addr] <= b_din;`
`end`	`end`
`end`	`else`
	`b_dout <= mem[b_addr];`


`// --------------------------------------------------------------------`	`// --------------------------------------------------------------------`
`//`	`//`
`endmodule`	`endmodule`

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.