Line 2... |
Line 2... |
|
|
${LIB_BASE_DIR}/basal/src/8b10b/decode_8b10b.v
|
${LIB_BASE_DIR}/basal/src/8b10b/decode_8b10b.v
|
${LIB_BASE_DIR}/basal/src/8b10b/encode_8b10b.v
|
${LIB_BASE_DIR}/basal/src/8b10b/encode_8b10b.v
|
|
|
${LIB_BASE_DIR}/basal/src/FIFOs/bc_sync_fifo.v
|
${LIB_BASE_DIR}/basal/src/FIFOs/bc_sync_fifo.v
|
${LIB_BASE_DIR}/basal/src/FIFOs/fifo_write_if.sv
|
|
${LIB_BASE_DIR}/basal/src/FIFOs/sync_fifo.sv
|
${LIB_BASE_DIR}/basal/src/FIFOs/sync_fifo.sv
|
${LIB_BASE_DIR}/basal/src/FIFOs/sync_fifo.v
|
|
${LIB_BASE_DIR}/basal/src/FIFOs/tiny_async_fifo.sv
|
${LIB_BASE_DIR}/basal/src/FIFOs/tiny_async_fifo.sv
|
${LIB_BASE_DIR}/basal/src/FIFOs/tiny_sync_fifo.sv
|
${LIB_BASE_DIR}/basal/src/FIFOs/tiny_sync_fifo.sv
|
|
|
${LIB_BASE_DIR}/basal/src/misc/bit_connect_big_to_little.v
|
${LIB_BASE_DIR}/basal/src/misc/bit_connect_big_to_little.v
|
${LIB_BASE_DIR}/basal/src/misc/bit_connect_little_to_big.v
|
${LIB_BASE_DIR}/basal/src/misc/bit_connect_little_to_big.v
|
Line 32... |
Line 30... |
${LIB_BASE_DIR}/basal/src/RAM/bram_tdp.v
|
${LIB_BASE_DIR}/basal/src/RAM/bram_tdp.v
|
${LIB_BASE_DIR}/basal/src/RAM/byte_enabled_simple_dual_port_ram.sv
|
${LIB_BASE_DIR}/basal/src/RAM/byte_enabled_simple_dual_port_ram.sv
|
${LIB_BASE_DIR}/basal/src/RAM/read_mixed_width_ram.sv
|
${LIB_BASE_DIR}/basal/src/RAM/read_mixed_width_ram.sv
|
${LIB_BASE_DIR}/basal/src/RAM/write_mixed_width_ram.sv
|
${LIB_BASE_DIR}/basal/src/RAM/write_mixed_width_ram.sv
|
|
|
${LIB_BASE_DIR}/basal/src/synchronize/debounce.v
|
|
${LIB_BASE_DIR}/basal/src/synchronize/debounce_high.v
|
|
${LIB_BASE_DIR}/basal/src/synchronize/debounce_low.v
|
|
${LIB_BASE_DIR}/basal/src/synchronize/synchronizer.v
|
${LIB_BASE_DIR}/basal/src/synchronize/synchronizer.v
|
${LIB_BASE_DIR}/basal/src/synchronize/sync_reset.v
|
${LIB_BASE_DIR}/basal/src/synchronize/sync_reset.v
|
|
|
|
|
No newline at end of file
|
No newline at end of file
|