| Line 36... |
Line 36... |
reg [63:0] o;
|
reg [63:0] o;
|
output [63:0] rolo;
|
output [63:0] rolo;
|
|
|
wire [6:0] xOpcode = xIR[31:25];
|
wire [6:0] xOpcode = xIR[31:25];
|
wire [5:0] xFunc = xIR[5:0];
|
wire [5:0] xFunc = xIR[5:0];
|
wire [4:0] xFunc5 = xIR[4:0];
|
wire [3:0] xFunc4 = xIR[3:0];
|
|
|
wire [127:0] shlxo = {64'd0,a} << b[5:0];
|
wire [127:0] shlxo = {64'd0,a} << b[5:0];
|
wire [127:0] shruxo = {a,64'd0} >> b[5:0];
|
wire [127:0] shruxo = {a,64'd0} >> b[5:0];
|
wire [63:0] shlo = shlxo[63:0];
|
wire [63:0] shlo = shlxo[63:0];
|
wire [63:0] shruo = shruxo[127:64];
|
wire [63:0] shruo = shruxo[127:64];
|
assign rolo = {shlxo[127:64]|shlxo[63:0]};
|
assign rolo = {shlxo[127:64]|shlxo[63:0]};
|
wire [63:0] roro = {shruxo[127:64]|shruxo[63:0]};
|
wire [63:0] roro = {shruxo[127:64]|shruxo[63:0]};
|
wire [63:0] shro = ~(~a >> b[5:0]);
|
wire [63:0] shro = ~(~a >> b[5:0]);
|
|
|
always @(xOpcode,xFunc,xFunc5,shlo,shruo,rolo,roro,shro,mask)
|
always @(xOpcode,xFunc,xFunc4,shlo,shruo,rolo,roro,shro,mask)
|
case(xOpcode)
|
case(xOpcode)
|
`RR:
|
`RR:
|
case(xFunc)
|
case(xFunc)
|
`SHL: o = shlo;
|
`SHL: o = shlo;
|
`SHLU: o = shlo;
|
`SHLU: o = shlo;
|
`SHRU: o = shruo;
|
`SHRU: o = shruo;
|
`ROL: o = rolo;
|
`ROL: o = rolo;
|
`ROR: o = roro;
|
`ROR: o = roro;
|
`SHR: o = shro;
|
`SHR: o = shro;
|
`ROLAM: o = rolo & mask;
|
|
default: o = 64'd0;
|
default: o = 64'd0;
|
endcase
|
endcase
|
`SHFTI:
|
`SHFTI:
|
case(xFunc5)
|
case(xFunc4)
|
`SHLI: o = shlo;
|
`SHLI: o = shlo;
|
`SHLUI: o = shlo;
|
`SHLUI: o = shlo;
|
`SHRUI: o = shruo;
|
`SHRUI: o = shruo;
|
`ROLI: o = rolo;
|
`ROLI: o = rolo;
|
`RORI: o = roro;
|
`RORI: o = roro;
|
`SHRI: o = shro;
|
`SHRI: o = shro;
|
`ROLAMI: o = rolo & mask;
|
|
default: o = 64'd0;
|
default: o = 64'd0;
|
endcase
|
endcase
|
default: o = 64'd0;
|
default: o = 64'd0;
|
endcase
|
endcase
|
|
|
