OpenCores
URL https://opencores.org/ocsvn/raptor64/raptor64/trunk

Subversion Repositories raptor64

[/] [raptor64/] [trunk/] [rtl/] [verilog/] [Raptor64_tb.v] - Diff between revs 25 and 29

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 25 Rev 29
Line 11... Line 11...
wire [7:0] sys_sel;
wire [7:0] sys_sel;
wire [63:0] sys_adr;
wire [63:0] sys_adr;
wire [63:0] sys_dbo;
wire [63:0] sys_dbo;
wire [63:0] sys_dbi;
wire [63:0] sys_dbi;
wire sys_ack;
wire sys_ack;
 
wire sys_err = 1'b0;
reg [7:0] cnt;
reg [7:0] cnt;
wire wr_empty = 1'b1;
wire wr_empty = 1'b1;
wire wr_full;
wire wr_full;
reg [63:0] romout;
reg [63:0] romout;
wire stk_ack;
wire stk_ack;
Line 27... Line 28...
wire [15:0] pic_dato;
wire [15:0] pic_dato;
wire tc_ack;
wire tc_ack;
wire pic_ack;
wire pic_ack;
reg pulse1000Hz;
reg pulse1000Hz;
 
 
 
wire uart_ack = sys_cyc && sys_stb && (sys_adr[63:8]==56'hFFFF_FFFF_FFDC_0A);
 
wire rast_ack = sys_cyc && sys_stb && (sys_adr[63:8]==56'hFFFF_FFFF_FFDA_01);
 
 
assign ram_ack = sys_cyc && sys_stb && (sys_adr[63:32]==32'd1);
assign ram_ack = sys_cyc && sys_stb && (sys_adr[63:32]==32'd1);
assign sys_ack = br_ack|stk_ack|scr_ack|tc_ack|pic_ack|ram_ack;
assign sys_ack = br_ack|stk_ack|scr_ack|tc_ack|pic_ack|ram_ack|uart_ack|rast_ack;
 
 
initial begin
initial begin
        clk = 1;
        clk = 1;
        pulse1000Hz = 0;
        pulse1000Hz = 0;
        rst = 0;
        rst = 0;
Line 76... Line 80...
        .dat_i(sys_dbo[15:0]),
        .dat_i(sys_dbo[15:0]),
        .dat_o(tc_dato),
        .dat_o(tc_dato),
        .lp(),
        .lp(),
        .curpos(),
        .curpos(),
        .vclk(),
        .vclk(),
        .eol(),
        .hsync(),
        .eof(),
        .vsync(),
        .blank(),
        .blank(),
        .border(),
        .border(),
        .rgbIn(),
        .rgbIn(),
        .rgbOut()
        .rgbOut()
);
);
Line 809... Line 813...
        .bte_o(),
        .bte_o(),
        .cti_o(),
        .cti_o(),
        .cyc_o(sys_cyc),
        .cyc_o(sys_cyc),
        .stb_o(sys_stb),
        .stb_o(sys_stb),
        .ack_i(sys_ack),
        .ack_i(sys_ack),
 
        .err_i(sys_err),
        .we_o(sys_we),
        .we_o(sys_we),
        .sel_o(sys_sel),
        .sel_o(sys_sel),
        .adr_o(sys_adr),
        .adr_o(sys_adr),
        .dat_i(sys_dbi),
        .dat_i(sys_dbi),
        .dat_o(sys_dbo),
        .dat_o(sys_dbo),

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.