| Line 20... |
Line 20... |
-- You should have received a copy of the GNU General Public License
|
-- You should have received a copy of the GNU General Public License
|
-- along with raytrac. If not, see <http://www.gnu.org/licenses/>.
|
-- along with raytrac. If not, see <http://www.gnu.org/licenses/>.
|
|
|
library ieee;
|
library ieee;
|
use ieee.std_logic_1164.all;
|
use ieee.std_logic_1164.all;
|
|
|
entity memblock is
|
entity memblock is
|
generic (
|
generic (
|
width : integer := 32
|
|
|
width : integer := 32;
|
|
blocksize : integer := 512;
|
|
widthadmemblock : integer :=9;
|
|
|
|
external_writeable_blocks : integer := 12;
|
|
external_readable_blocks : integer := 8;
|
|
external_readable_widthad : integer := 3;
|
|
external_writeable_widthad : integer := 4
|
);
|
);
|
port (
|
port (
|
clk,
|
|
|
|
|
clk,dpfifo_flush,normfifo_flush,dpfifo_rd,normfifo_rd,dpfifo_wr,normfifo_wr : in std_logic;
|
|
ext_rd,ext_wr,int_wr,int_rd : in std_logic;
|
|
dpfifo_empty, normfifo_empty, dpfifo_full, normfifo_full : out std_logic;
|
|
|
|
ext_wr_add : in std_logic_vector(external_writeable_widthad+widthadmemblock-1 downto 0);
|
|
ext_rd_add : in std_logic_vector(external_readable_widthad+widthadmemblock-1 downto 0);
|
|
ext_d: in std_logic_vector(width-1 downto 0);
|
|
int_d : in std_logic_vector(external_readable_blocks*width-1 downto 0);
|
|
|
|
|
|
ext_q : out std_logic_vector(width-1 downto 0);
|
|
int_q : out std_logic_vector(external_writeable_blocks*width-1 downto 0);
|
|
|
|
|
|
int_rd_add, int_wr_add : in std_logic_vector(widthadmemblock-1 downto 0);
|
|
|
|
dpfifo_d : in std_logic_vector(width*2-1 downto 0);
|
|
normfifo_d : in std_logic_vector(width*3-1 downto 0);
|
|
dpfifo_q : out std_logic_vector(width*2-1 downto 0);
|
|
normfifo_q : out std_logic_vector(width*3-1 downto 0)
|
);
|
);
|
end memblock;
|
end memblock;
|
|
|
architecture memblock_arch of memblock is
|
architecture memblock_arch of memblock is
|
|
|
|
|
component scfifo
|
component scfifo
|
generic (
|
generic (
|
add_ram_output_register :string;
|
add_ram_output_register :string;
|
intended_device_family :string;
|
intended_device_family :string;
|
lpm_hint :string;
|
lpm_hint :string;
|
| Line 49... |
Line 77... |
underflow_checking :string;
|
underflow_checking :string;
|
use_eab :string
|
use_eab :string
|
);
|
);
|
port(
|
port(
|
rdreq : in std_logic;
|
rdreq : in std_logic;
|
|
aclr : in std_logic;
|
empty : out std_logic;
|
empty : out std_logic;
|
clock : in std_logic;
|
clock : in std_logic;
|
q : out std_logic_vector(width-1 downto 0);
|
q : out std_logic_vector(width-1 downto 0);
|
wrreq : in std_logic;
|
wrreq : in std_logic;
|
data : in std_logic_vector(width-1 downto 0);
|
data : in std_logic_vector(width-1 downto 0);
|
full : out std_logic
|
full : out std_logic
|
);
|
);
|
end component;
|
end component;
|
|
|
|
component altsyncram
|
|
generic (
|
|
address_aclr_b : string;
|
|
address_reg_b : string;
|
|
clock_enable_input_a : string;
|
|
clock_enable_input_b : string;
|
|
clock_enable_output_b : string;
|
|
intended_device_family : string;
|
|
lpm_type : string;
|
|
numwords_a : natural;
|
|
numwords_b : natural;
|
|
operation_mode : string;
|
|
outdata_aclr_b : string;
|
|
outdata_reg_b : string;
|
|
power_up_uninitialized : string;
|
|
ram_block_type : string;
|
|
rdcontrol_reg_b : string;
|
|
read_during_write_mode_mixed_ports : string;
|
|
widthad_a : natural;
|
|
widthad_b : natural;
|
|
width_a : natural;
|
|
width_b : natural;
|
|
width_byteena_a : natural
|
|
);
|
|
port (
|
|
wren_a : in std_logic;
|
|
clock0 : in std_logic;
|
|
address_a : in std_logic_vector(widthad_a-1 downto 0);
|
|
address_b : in std_logic_vector(widthad_b-1 downto 0);
|
|
rden_b : in std_logic;
|
|
q_b : out std_logic_vector(width-1 downto 0);
|
|
data_a : in std_logic_vector(width-1 downto 0)
|
|
|
|
);
|
|
end component;
|
|
signal s0ext_wr_add_one_hot : std_logic_vector(external_writeable_blocks-1 downto 0);
|
|
signal s0ext_rd_add_one_hot : std_logic_vector(external_readable_blocks-1 downto 0);
|
|
|
|
signal s0ext_wr_add : std_logic_vector(external_writeable_widthad+widthadmemblock-1 downto 0);
|
|
signal s0int_rd_add : std_logic_vector(widthadmemblock-1 downto 0);
|
|
signal s0int_wr_add : std_logic_vector(widthadmemblock-1 downto 0);
|
|
signal s0ext_wr : std_logic;
|
|
|
begin
|
begin
|
|
|
dpfifo : scfifo
|
dpfifo : scfifo
|
generic map ("OFF","Cyclone III","RAM_BLOCK_TYPE=M9K",9,"OFF","SCFIFO",64,4,"OFF","ON","ON");
|
generic map ("OFF","Cyclone III","RAM_BLOCK_TYPE=M9K",9,"OFF","SCFIFO",width*2,4,"OFF","OFF","ON")
|
port map (dpfifo_rd,clk,dpfifo_wr,dpfifo_d,dpfifo_empty,dpfifo_q,dpfifo_full);
|
port map (dpfifo_rd,dpfifo_flush,dpfifo_empty,clk,dpfifo_q,dpfifo_wr,dpfifo_d,dpfifo_full);
|
normfifo : scfifo
|
normfifo : scfifo
|
generic map ("OFF","Cyclone III","RAM_BLOCK_TYPE=M9K",26,"OFF","SCFIFO",96,5,"OFF","ON","ON");
|
generic map ("OFF","Cyclone III","RAM_BLOCK_TYPE=M9K",26,"OFF","SCFIFO",width*3,5,"OFF","OFF","ON")
|
port map (normfifo_rd,clk,normfifo_wr,normfifo_d,normfifo_empty,normfifo_q,normfifo_full);
|
port map (normfifo_rd,normfifo_flush,normfifo_empty,clk,normfifo_q,normfifo_wr,normfifo_d,normfifo_full);
|
|
|
|
|
|
mblocks:
|
|
for i in 11 downto 0 generate
|
|
operandsblock : altsyncram
|
|
generic map ("NONE","CLOCK0","BYPASS","BYPASS","BYPASS","Cyclone III","altsyncram",2**widthadmemblock,2**widthadmemblock,"DUAL_PORT","NONE","CLOCK0","FALSE","M9K","CLOCK0","OLD_DATA",widthadmemblock,widthadmemblock,width,width,1);
|
|
generic port(s0ext_wr_add_one_hot(i),clk,s0ext_wr_add(widthadmemblock-1 downto 0), s0int_rd_add, int_rd, , memblock_q);
|
|
end generate mblocks;
|
|
|
|
process (clk)
|
|
begin
|
|
if clk'event and clk='1' then
|
|
|
|
|
|
--! Registro
|
|
s0ext_wr_add <= ext_wr_add;
|
|
s0ext_wr <= ext_wr;
|
|
|
|
|
|
case s0ext_wr_add((external_writeable_widthad+widthadmemblock-1 downto widthadmemblock) is
|
|
when x"0" => s0ext_wr_add_one_hot <= '0'&x"00"&"000"&s0ext_wr;
|
|
when x"1" => s0ext_wr_add_one_hot <= '0'&x"00"&"00"&s0ext_wr&'0';
|
|
when x"2" => s0ext_wr_add_one_hot <= '0'&x"00"&'0'&s0ext_wr&"00";
|
|
when x"3" => s0ext_wr_add_one_hot <= '0'&x"00"&s0ext_wr&"000";
|
|
when x"4" => s0ext_wr_add_one_hot <= '0'&x"0"&"000"&s0ext_wr&x"0";
|
|
when x"5" => s0ext_wr_add_one_hot <= '0'&x"0"&"00"&s0ext_wr&'0'&x"0";
|
|
when x"6" => s0ext_wr_add_one_hot <= '0'&x"0"&'0'&s0ext_wr&"00"&x"0";
|
|
when x"7" => s0ext_wr_add_one_hot <= '0'&x"0"&s0ext_wr&"000"&x"0";
|
|
when x"8" => s0ext_wr_add_one_hot <= '0'&"000"&s0ext_wr&x"00";
|
|
when x"9" => s0ext_wr_add_one_hot <= '0'&"00"&s0ext_wr&'0'&x"00";
|
|
when x"A" => s0ext_wr_add_one_hot <= '0'&'0'&s0ext_wr&"00"&x"00";
|
|
when x"B" => s0ext_wr_add_one_hot <= '0'&s0ext_wr&"000"&x"00";
|
|
when others => s0ext_wr_add_one_hot <= s0ext_wr&x"000";
|
|
end case;
|
|
case ('0'&s0ext_rd_add) is
|
|
when x"0" => s0ext_rd_add_one_hot <= x"0"&"000"&ext_rd;
|
|
when x"1" => s0ext_rd_add_one_hot <= x"0"&"00"&ext_rd&'0';
|
|
when x"2" => s0ext_rd_add_one_hot <= x"0"&'0'&ext_rd&"00";
|
|
when x"3" => s0ext_rd_add_one_hot <= x"0"&ext_rd&"000";
|
|
when x"4" => s0ext_rd_add_one_hot <= "000"&ext_rd&x"0";
|
|
when x"5" => s0ext_rd_add_one_hot <= "00"&ext_rd&'0'&x"0";
|
|
when x"6" => s0ext_rd_add_one_hot <= '0'&ext_rd&"00"&x"0";
|
|
when others => s0ext_rd_add_one_hot <= ext_rd&"000"&x"0";
|
|
end case;
|
|
end if;
|
|
end process;
|
end memblock_arch;
|
end memblock_arch;
|
|
|
|
|
No newline at end of file
|
No newline at end of file
|
