Line 104... |
Line 104... |
--! Señales de DPC a inv32.
|
--! Señales de DPC a inv32.
|
signal s_dvd32 : std_logic_vector (31 downto 0);
|
signal s_dvd32 : std_logic_vector (31 downto 0);
|
--! Señales de DPC a invr32.
|
--! Señales de DPC a invr32.
|
--! Señ que va desde DPC -> Memblock
|
--! Señ que va desde DPC -> Memblock
|
signal s_resultfifo_wr : std_logic_vector (7 downto 0);
|
signal s_resultfifo_wr : std_logic_vector (7 downto 0);
|
signal s_resultsfifo_w : std_logic_vector (4 downto 0);
|
|
signal s_dpfifo_w : std_logic;
|
signal s_dpfifo_w : std_logic;
|
signal s_dpfifo_r : std_logic;
|
signal s_dpfifo_r : std_logic;
|
signal s_dpfifo_d : std_logic_vector (2*32-1 downto 0);
|
signal s_dpfifo_d : std_logic_vector (2*32-1 downto 0);
|
signal s_normfifo_w : std_logic;
|
signal s_normfifo_w : std_logic;
|
signal s_normfifo_r : std_logic;
|
signal s_normfifo_r : std_logic;
|
Line 121... |
Line 120... |
signal s_a : vectorblock08;
|
signal s_a : vectorblock08;
|
--! Parcialmente las señales de salida de los sumadores van al data path control.
|
--! Parcialmente las señales de salida de los sumadores van al data path control.
|
signal s_s : vectorblock04;
|
signal s_s : vectorblock04;
|
signal s_p : vectorblock06;
|
signal s_p : vectorblock06;
|
--!TBXEND
|
--!TBXEND
|
|
signal s_resultsfifo_w : std_logic_vector (4 downto 0);
|
|
|
--!TBXSTART:IM
|
--!TBXSTART:IM
|
--! Señales de Interruption Machine al testbench
|
--! Señales de Interruption Machine al testbench
|
signal s_iCtrlState : iCtrlState;
|
signal s_iCtrlState : iCtrlState;
|
--!TBXEND
|
--!TBXEND
|
begin
|
begin
|