URL
https://opencores.org/ocsvn/raytrac/raytrac/trunk
[/] [raytrac/] [trunk/] [fastmux.vhd] - Diff between revs 26 and 52
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 26 |
Rev 52 |
| Line 1... |
Line 1... |
--! @file fastmux.vhd
|
--! @file fastmux.vhd
|
--! @brief Multiplexor.
|
--! @brief Multiplexor.
|
--! @author Julián Andrés Guarín Reyes.
|
--! @author Julián Andrés Guarín Reyes.
|
-- RAYTRAC
|
-- RAYTRAC
|
-- Author Julian Andres Guarin
|
-- Author Julian Andres Guarin
|
-- fastmux.vhd
|
-- fastmux.vhd
|
-- This file is part of raytrac.
|
-- This file is part of raytrac.
|
--
|
--
|
| Line 17... |
Line 17... |
-- GNU General Public License for more details.
|
-- GNU General Public License for more details.
|
--
|
--
|
-- You should have received a copy of the GNU General Public License
|
-- You should have received a copy of the GNU General Public License
|
-- along with raytrac. If not, see <http://www.gnu.org/licenses/>.
|
-- along with raytrac. If not, see <http://www.gnu.org/licenses/>.
|
|
|
|
--! Libreria de definicion de senales y tipos estandares, comportamiento de operadores aritmeticos y logicos.
|
library ieee;
|
library ieee;
|
|
--! Paquete de definicion estandard de logica.
|
use ieee.std_logic_1164.all;
|
use ieee.std_logic_1164.all;
|
|
|
entity fastmux is
|
entity fastmux is
|
generic (
|
generic (
|
width : integer := 18
|
width : integer := 18
|
| Line 31... |
Line 33... |
s:in std_logic;
|
s:in std_logic;
|
c: out std_logic_vector(width-1 downto 0)
|
c: out std_logic_vector(width-1 downto 0)
|
);
|
);
|
end entity;
|
end entity;
|
|
|
|
|
|
--! @brief Definicion arquitectura del mux
|
|
--! @details El Mux esta descrito de manera estructural, instanciado bit por bit en la salida, multiplexores de un solo bit.
|
architecture fastmux_arch of fastmux is
|
architecture fastmux_arch of fastmux is
|
begin
|
begin
|
|
|
muxgen:
|
muxgen:
|
for i in 0 to width-1 generate
|
for i in 0 to width-1 generate
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.