OpenCores
URL https://opencores.org/ocsvn/rf68000/rf68000/trunk

Subversion Repositories rf68000

[/] [rf68000/] [trunk/] [README.md] - Diff between revs 2 and 4

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 2 Rev 4
Line 20... Line 20...
The core is *WISHBONE* B.3 master compatible.
The core is *WISHBONE* B.3 master compatible.
Supported cycles: master read/write, master read/modify/write
Supported cycles: master read/write, master read/modify/write
Address and data bus are both 32-bits wide.
Address and data bus are both 32-bits wide.
 
 
## Size / Performance
## Size / Performance
approx. 13,000 LUTs (21,000 LC's), approx <80 MHz max (in -1 part).
approx. 13,000 LUTs (21,000 LC's) without FP, approx <80 MHz max (in -1 part).
No idea how the cycle times compare to a stock 68000, but suspect it may be a little faster due to minimum bus cycle time of two clocks and a 32-bit data bus.
No idea how the cycle times compare to a stock 68000, but suspect it may be a little faster due to minimum bus cycle time of two clocks and a 32-bit data bus.
 
 
## Software
## Software
The core may use 68000 software. There is a modified 68k vasm assembler. Additional control registers were added for movec.
The core may use 68000 software. There is a modified 68k vasm assembler. Additional control registers were added for movec.
There are some software examples in the examples folder.
There are some software examples in the examples folder.
 
 
 
## Instruction Set
 
The core includes BCD to binary and binary to BCD conversion functions in addition to the standard 68k instructions.
 
 
 
### Floating-Point
 
The core supports 96-bit triple precision decimal floating-point. The core repurposes the packed BCD floating-point instructions to implement triple precision densely-packed-decimal floating point. This may be
 
disabled by commenting out the 'SUPPORT_DECFLT' definition to reduce the core
 
size.
 
The following floating-point instructions are at least partially supported:
 
FADD, FSUB, FMUL, FDIV, FNEG, FSCALE, FCMP, FTST, FBcc, FMOVE
 
 
## License
## License
BSD-3
BSD-3
 
 
## Other 68k Cores
## Other 68k Cores
http://www.opencores.org/project,ao68000
http://www.opencores.org/project,ao68000

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.