URL
https://opencores.org/ocsvn/riscv_vhdl/riscv_vhdl/trunk
Show entire file |
Details |
Blame |
View Log
Rev 2 |
Rev 4 |
Line 23... |
Line 23... |
|
|
/** IService interface */
|
/** IService interface */
|
virtual void postinitService();
|
virtual void postinitService();
|
|
|
/** IMemoryOperation */
|
/** IMemoryOperation */
|
virtual void b_transport(Axi4TransactionType *trans);
|
virtual ETransStatus b_transport(Axi4TransactionType *trans);
|
|
|
virtual uint64_t getBaseAddress() {
|
|
return baseAddress_.to_uint64();
|
|
}
|
|
virtual uint64_t getLength() {
|
|
return length_.to_uint64();
|
|
}
|
|
|
|
private:
|
private:
|
void addMaster(unsigned idx, unsigned vid, unsigned did);
|
void addMaster(unsigned idx, unsigned vid, unsigned did);
|
void addSlave(uint64_t addr, uint64_t size, unsigned irq, unsigned vid, unsigned did);
|
void addSlave(uint64_t addr, uint64_t size, unsigned irq,
|
|
unsigned vid, unsigned did);
|
|
|
AttributeType baseAddress_;
|
|
AttributeType length_;
|
|
AttributeType tech_;
|
AttributeType tech_;
|
AttributeType adc_detector_;
|
AttributeType adc_detector_;
|
|
|
PnpMapType regs_;
|
PnpMapType regs_;
|
union DescriptorTableType {
|
union DescriptorTableType {
|
© copyright 1999-2025
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.