URL
https://opencores.org/ocsvn/riscv_vhdl/riscv_vhdl/trunk
Show entire file |
Details |
Blame |
View Log
Rev 2 |
Rev 4 |
Line 22... |
Line 22... |
|
|
/** IService interface */
|
/** IService interface */
|
virtual void postinitService();
|
virtual void postinitService();
|
|
|
/** IMemoryOperation */
|
/** IMemoryOperation */
|
virtual void b_transport(Axi4TransactionType *trans);
|
virtual ETransStatus b_transport(Axi4TransactionType *trans);
|
|
|
virtual uint64_t getBaseAddress() {
|
|
return baseAddress_.to_uint64();
|
|
}
|
|
virtual uint64_t getLength() {
|
|
return length_.to_uint64();
|
|
}
|
|
|
|
private:
|
private:
|
AttributeType baseAddress_;
|
|
AttributeType length_;
|
|
|
|
struct rfctrl_map {
|
struct rfctrl_map {
|
volatile uint32_t conf1; // 0x00
|
volatile uint32_t conf1; // 0x00
|
volatile uint32_t conf2; // 0x04
|
volatile uint32_t conf2; // 0x04
|
volatile uint32_t conf3; // 0x08/
|
volatile uint32_t conf3; // 0x08/
|
volatile uint32_t pllconf; // 0x0C/
|
volatile uint32_t pllconf; // 0x0C/
|
© copyright 1999-2025
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.