URL
https://opencores.org/ocsvn/rise/rise/trunk
[/] [rise/] [trunk/] [vhdl/] [ex_stage.vhd] - Diff between revs 99 and 105
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 99 |
Rev 105 |
| Line 245... |
Line 245... |
ex_mem_register_next.alu <= id_ex_register.rY + id_ex_register.rZ;
|
ex_mem_register_next.alu <= id_ex_register.rY + id_ex_register.rZ;
|
ex_mem_register_next.reg <= id_ex_register.rX;
|
ex_mem_register_next.reg <= id_ex_register.rX;
|
getSRStatusBits( ex_mem_register_next.reg, new_sr );
|
getSRStatusBits( ex_mem_register_next.reg, new_sr );
|
aluop1_int(ALUOP1_ST_MEM_BIT) <= '1';
|
aluop1_int(ALUOP1_ST_MEM_BIT) <= '1';
|
aluop2_int(ALUOP2_SR_BIT) <= '0';
|
aluop2_int(ALUOP2_SR_BIT) <= '0';
|
|
aluop1_int(ALUOP1_WB_REG_BIT) <= '0';
|
|
|
-- arithmetic opcodes
|
-- arithmetic opcodes
|
when OPCODE_ADD =>
|
when OPCODE_ADD =>
|
ex_mem_register_next.alu <= id_ex_register.rX + id_ex_register.rY;
|
ex_mem_register_next.alu <= id_ex_register.rX + id_ex_register.rY;
|
getSRStatusBits( ex_mem_register_next.alu, new_sr );
|
getSRStatusBits( ex_mem_register_next.alu, new_sr );
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.