OpenCores
URL https://opencores.org/ocsvn/rise/rise/trunk

Subversion Repositories rise

[/] [rise/] [trunk/] [vhdl/] [ex_stage.vhd] - Diff between revs 8 and 71

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 8 Rev 71
Line 12... Line 12...
use IEEE.STD_LOGIC_1164.all;
use IEEE.STD_LOGIC_1164.all;
use IEEE.std_logic_signed.all;
use IEEE.std_logic_signed.all;
use IEEE.STD_LOGIC_ARITH.all;
use IEEE.STD_LOGIC_ARITH.all;
 
 
use WORK.RISE_PACK.all;
use WORK.RISE_PACK.all;
 
use work.RISE_PACK_SPECIFIC.all;
 
 
entity ex_stage is
entity ex_stage is
 
 
  port (
  port (
    clk                 : in std_logic;
    clk                 : in std_logic;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.