URL
https://opencores.org/ocsvn/rise/rise/trunk
[/] [rise/] [trunk/] [vhdl/] [ex_stage.vhd] - Diff between revs 79 and 90
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 79 |
Rev 90 |
| Line 29... |
Line 29... |
ex_mem_register : out EX_MEM_REGISTER_T;
|
ex_mem_register : out EX_MEM_REGISTER_T;
|
|
|
branch : out std_logic;
|
branch : out std_logic;
|
stall_in : in std_logic;
|
stall_in : in std_logic;
|
clear_in : in std_logic;
|
clear_in : in std_logic;
|
clear_out : out std_logic);
|
clear_out : out std_logic;
|
|
clear_locks : out std_logic);
|
|
|
end ex_stage;
|
end ex_stage;
|
|
|
|
|
|
|
| Line 315... |
Line 316... |
|
|
branch_logic: process (id_ex_register, isLoadOp, isJmpOp)
|
branch_logic: process (id_ex_register, isLoadOp, isJmpOp)
|
begin -- process branch_logic
|
begin -- process branch_logic
|
branch_int <= '0';
|
branch_int <= '0';
|
clear_out_int <= '0';
|
clear_out_int <= '0';
|
|
clear_locks <= '0';
|
if (id_ex_register.rX_addr = PC_ADDR and isLoadOp = '1') or (isJmpOp = '1') then
|
if (id_ex_register.rX_addr = PC_ADDR and isLoadOp = '1') or (isJmpOp = '1') then
|
branch_int <= '1';
|
branch_int <= '1';
|
clear_out_int <= '1';
|
clear_out_int <= '1';
|
|
clear_locks <= '1';
|
end if;
|
end if;
|
end process branch_logic;
|
end process branch_logic;
|
|
|
end ex_stage_rtl;
|
end ex_stage_rtl;
|
|
|
No newline at end of file
|
No newline at end of file
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.