OpenCores
URL https://opencores.org/ocsvn/rise/rise/trunk

Subversion Repositories rise

[/] [rise/] [trunk/] [vhdl/] [rise_pack.vhd] - Diff between revs 40 and 46

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 40 Rev 46
Line 65... Line 65...
  constant RESET_PC_VALUE : PC_REGISTER_T := ( others => '0' );
  constant RESET_PC_VALUE : PC_REGISTER_T := ( others => '0' );
  constant RESET_SR_VALUE : PC_REGISTER_T := ( others => '0' );
  constant RESET_SR_VALUE : PC_REGISTER_T := ( others => '0' );
 
 
  constant COND_NONE : COND_T := "000";
  constant COND_NONE : COND_T := "000";
  constant PC_ADDR : REGISTER_ADDR_T := CONV_STD_LOGIC_VECTOR(14, REGISTER_ADDR_WIDTH);
  constant PC_ADDR : REGISTER_ADDR_T := CONV_STD_LOGIC_VECTOR(14, REGISTER_ADDR_WIDTH);
  constant PC_RESET_VECTOR : MEM_ADDR_T := ( others => '0' );
 
 
  constant PC_RESET_VECTOR : MEM_ADDR_T := x"FFFE";
 
 
  -- RISE OPCODES --
  -- RISE OPCODES --
  -- load opcodes
  -- load opcodes
  constant OPCODE_LD_IMM        : OPCODE_T := "10000";
  constant OPCODE_LD_IMM        : OPCODE_T := "10000";
  constant OPCODE_LD_IMM_HB     : OPCODE_T := "10010";
  constant OPCODE_LD_IMM_HB     : OPCODE_T := "10010";
  constant OPCODE_LD_DISP       : OPCODE_T := "10100";
  constant OPCODE_LD_DISP       : OPCODE_T := "10100";

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.