URL
https://opencores.org/ocsvn/rise/rise/trunk
[/] [rise/] [trunk/] [vhdl/] [tb_ex_stage_unit.vhd] - Diff between revs 71 and 80
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 71 |
Rev 80 |
| Line 184... |
Line 184... |
id_ex_register.opcode <= OPCODE_EOR;
|
id_ex_register.opcode <= OPCODE_EOR;
|
id_ex_register.rX <= CONV_STD_LOGIC_VECTOR(4, REGISTER_WIDTH);
|
id_ex_register.rX <= CONV_STD_LOGIC_VECTOR(4, REGISTER_WIDTH);
|
id_ex_register.rY <= CONV_STD_LOGIC_VECTOR(2, REGISTER_WIDTH);
|
id_ex_register.rY <= CONV_STD_LOGIC_VECTOR(2, REGISTER_WIDTH);
|
wait for clk_period;
|
wait for clk_period;
|
id_ex_register.opcode <= OPCODE_LS;
|
id_ex_register.opcode <= OPCODE_LS;
|
|
id_ex_register.rX <= CONV_STD_LOGIC_VECTOR(3, REGISTER_WIDTH);
|
id_ex_register.rY <= CONV_STD_LOGIC_VECTOR(2, REGISTER_WIDTH);
|
id_ex_register.rY <= CONV_STD_LOGIC_VECTOR(2, REGISTER_WIDTH);
|
wait for clk_period;
|
wait for clk_period;
|
id_ex_register.opcode <= OPCODE_RS;
|
id_ex_register.opcode <= OPCODE_RS;
|
id_ex_register.rY <= CONV_STD_LOGIC_VECTOR(4, REGISTER_WIDTH);
|
id_ex_register.rX <= CONV_STD_LOGIC_VECTOR(73, REGISTER_WIDTH);
|
|
id_ex_register.rY <= CONV_STD_LOGIC_VECTOR(1, REGISTER_WIDTH);
|
|
|
-- other
|
-- other
|
wait for clk_period;
|
wait for clk_period;
|
id_ex_register.opcode <= OPCODE_JMP;
|
id_ex_register.opcode <= OPCODE_JMP;
|
id_ex_register.rX <= CONV_STD_LOGIC_VECTOR(8, REGISTER_WIDTH);
|
id_ex_register.rX <= CONV_STD_LOGIC_VECTOR(8, REGISTER_WIDTH);
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.