OpenCores
URL https://opencores.org/ocsvn/robust_axi2ahb/robust_axi2ahb/trunk

Subversion Repositories robust_axi2ahb

[/] [robust_axi2ahb/] [trunk/] [src/] [base/] [def_axi2ahb_static.txt] - Diff between revs 6 and 9

Show entire file | Details | Blame | View Log

Rev 6 Rev 9
Line 27... Line 27...
////                                                             ////
////                                                             ////
//////////////////////////////////////////////////////////////////##>
//////////////////////////////////////////////////////////////////##>
 
 
SWAP.GLOBAL MODEL_NAME AXI2AHB bridge
SWAP.GLOBAL MODEL_NAME AXI2AHB bridge
 
 
VERIFY ((DATA_BITS==32) || (DATA_BITS==64))
VERIFY (DATA_BITS in 32, 64)  ##Supports 32 or 64 bits data bus
 
VERIFY (SIZE_BITS in 2, 3) ##stub supports 32 or 64 bits data bus
 
 
GROUP AXI_A is {
GROUP AXI_A is {
    ID       ID_BITS                input
    ID       ID_BITS                input
    ADDR     ADDR_BITS              input
    ADDR     ADDR_BITS              input
    LEN      4                      input
    LEN      4                      input
    SIZE     2                      input
    SIZE     SIZE_BITS              input
    VALID    1                      input
    VALID    1                      input
    READY    1                      output
    READY    1                      output
}
}
 
 
GROUP AXI_W is {
GROUP AXI_W is {

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.