OpenCores
URL https://opencores.org/ocsvn/robust_axi2apb/robust_axi2apb/trunk

Subversion Repositories robust_axi2apb

[/] [robust_axi2apb/] [trunk/] [README.txt] - Diff between revs 2 and 3

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 2 Rev 3
Line 1... Line 1...
 
 
------------------------------ Remark ----------------------------------------
------------------------------ Remark ----------------------------------------
This code is a generic code written in RobustVerilog. In order to convert it to Verilog a RobustVerilog parser is required.
This code is a generic code written in RobustVerilog. In order to convert it to Verilog a RobustVerilog parser is required.
It is possible to download a free RobustVerilog parser from www.provartec.com/edatools.
It is possible to download a free RobustVerilog parser from www.provartec.com/edatools.
 
 
 
We will be very happy to receive any kind of feedback regarding our tools and cores.
 
We will also be willing to support any company intending to integrate our cores into their project.
 
For any questions / remarks / suggestions / bugs please contact info@provartec.com.
------------------------------------------------------------------------------
------------------------------------------------------------------------------
 
 
RobustVerilog generic AXI to APB bridge
RobustVerilog generic AXI to APB bridge
 
 
In order to create the Verilog design use the run.sh script in the run directory (notice that the run scripts calls the robust binary (RobustVerilog parser)).
In order to create the Verilog design use the run.sh script in the run directory (notice that the run scripts calls the robust binary (RobustVerilog parser)).
Line 12... Line 16...
 
 
The default definition file def_axi2apb.txt generates a bridge with 8 APB slaves.
The default definition file def_axi2apb.txt generates a bridge with 8 APB slaves.
 
 
Changing the interconnect parameters should be made only in def_axi2apb.txt in the src/base directory (changing slave num etc.).
Changing the interconnect parameters should be made only in def_axi2apb.txt in the src/base directory (changing slave num etc.).
 
 
For any questions / remarks / suggestions / bugs please contact info@provartec.com.
 
 
 
 
 
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.