URL
https://opencores.org/ocsvn/robust_reg/robust_reg/trunk
[/] [robust_reg/] [trunk/] [src/] [base/] [def_regfile.txt] - Diff between revs 12 and 14
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 12 |
Rev 14 |
Line 1... |
Line 1... |
|
|
|
|
//// ////
|
//// ////
|
//// Author: Eyal Hochberg ////
|
//// Author: Eyal Hochberg ////
|
//// eyal@provartec.com ////
|
//// eyal@provartec.com ////
|
//// ////
|
//// ////
|
Line 27... |
Line 28... |
//// ////
|
//// ////
|
//////////////////////////////////////////////////////////////////##>
|
//////////////////////////////////////////////////////////////////##>
|
|
|
REQUIRE(1.4)
|
REQUIRE(1.4)
|
|
|
INCLUDE def_regfile_regs.txt
|
INCLUDE def_regs.txt
|
INCLUDE def_regfile_fields.txt
|
|
|
|
SWAP.GLOBAL MODEL_NAME regfile
|
SWAP.GLOBAL MODEL_NAME regfile
|
|
|
SWAP FFD 1 ##flip-flop delay
|
SWAP FFD 1 ##flip-flop delay
|
|
|
Line 57... |
Line 57... |
pwdata 32 input
|
pwdata 32 input
|
prdata 32 output
|
prdata 32 output
|
pslverr 1 output
|
pslverr 1 output
|
pready 1 output
|
pready 1 output
|
}
|
}
|
|
|
|
|
|
SWAP ADD_REG(NAME, ADDR, TYPE, DESC) GROUP REGS extends { +NEWLINE NAME SON(CONST(ADDR) ADDR) SON(CONST(TYPE) TYPE) SON(CONST(DESC) DESC) +NEWLINE }
|
|
|
|
SWAP ADD_FIELD(REGNUM, NAME, BITS, START_BIT, DEFAULT, TYPE, DESC) GROUP REGREGNUM extends { +NEWLINE NAME BITS SON(START START_BIT) SON(CONST(DEFAULT) DEFAULT) SON(CONST(TYPE) TYPE) SON(CONST(DESC) DESC) +NEWLINE }
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.