URL
https://opencores.org/ocsvn/rtf65002/rtf65002/trunk
[/] [rtf65002/] [trunk/] [rtl/] [verilog/] [rtf65002_defines.v] - Diff between revs 32 and 35
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 32 |
Rev 35 |
| Line 22... |
Line 22... |
// You should have received a copy of the GNU General Public License
|
// You should have received a copy of the GNU General Public License
|
// along with this program. If not, see <http://www.gnu.org/licenses/>.
|
// along with this program. If not, see <http://www.gnu.org/licenses/>.
|
//
|
//
|
// ============================================================================
|
// ============================================================================
|
//
|
//
|
|
`ifndef RTF65002_DEFINES
|
|
`define RTF65002_DEFINES 1'b1
|
|
|
`define TRUE 1'b1
|
`define TRUE 1'b1
|
`define FALSE 1'b0
|
`define FALSE 1'b0
|
|
|
|
`define DEBUG 1'b1
|
|
|
`define SUPPORT_ICACHE 1'b1
|
`define SUPPORT_ICACHE 1'b1
|
`define ICACHE_4K 1'b1
|
`define ICACHE_4K 1'b1
|
//`define ICACHE_16K 1'b1
|
//`define ICACHE_16K 1'b1
|
//`define ICACHE_2WAY 1'b1
|
//`define ICACHE_2WAY 1'b1
|
//`define SUPPORT_DCACHE 1'b1
|
//`define SUPPORT_DCACHE 1'b1
|
| Line 408... |
Line 413... |
`define MVP 9'h44
|
`define MVP 9'h44
|
`define MVN 9'h54
|
`define MVN 9'h54
|
`define STS 9'h64
|
`define STS 9'h64
|
`define EXEC 9'hEB
|
`define EXEC 9'hEB
|
`define ATNI 9'h4B
|
`define ATNI 9'h4B
|
|
`define MDR 9'h3C
|
|
|
// Page Two Oproces
|
// Page Two Opcodes
|
`define PG2 9'h42
|
`define PG2 9'h42
|
|
|
`define TOFF 9'h118
|
`define TOFF 9'h118
|
`define TON 9'h138
|
`define TON 9'h138
|
`define MUL_IMM8 9'h105
|
`define MUL_IMM8 9'h105
|
| Line 469... |
Line 475... |
`define STW_PC2 6'd5
|
`define STW_PC2 6'd5
|
`define STW_PCHWI 6'd6
|
`define STW_PCHWI 6'd6
|
`define STW_SR 6'd7
|
`define STW_SR 6'd7
|
`define STW_RFA 6'd8
|
`define STW_RFA 6'd8
|
`define STW_RFA8 6'd9
|
`define STW_RFA8 6'd9
|
`define STW_RFA 6'd10
|
`define STW_A 6'd10
|
`define STW_RFA8 6'd11
|
`define STW_B 6'd11
|
`define STW_A 6'd12
|
`define STW_CALC 6'd12
|
`define STW_B 6'd13
|
`define STW_OPC 6'd13
|
`define STW_CALC 6'd14
|
|
`define STW_OPC 6'd15
|
|
`define STW_ACC8 6'd16
|
`define STW_ACC8 6'd16
|
`define STW_X8 6'd17
|
`define STW_X8 6'd17
|
`define STW_Y8 6'd18
|
`define STW_Y8 6'd18
|
`define STW_PC3124 6'd19
|
`define STW_PC3124 6'd19
|
`define STW_PC2316 6'd20
|
`define STW_PC2316 6'd20
|
`define STW_PC158 6'd21
|
`define STW_PC158 6'd21
|
`define STW_PC70 6'd22
|
`define STW_PC70 6'd22
|
`define STW_SR70 6'd23
|
`define STW_SR70 6'd23
|
`define STW_Z8 6'd24
|
`define STW_Z8 6'd24
|
|
`define STW_DEF8 6'd25
|
|
|
|
`endif
|
|
|
No newline at end of file
|
No newline at end of file
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.