OpenCores

URL https://opencores.org/ocsvn/rtf65002/rtf65002/trunk

Subversion Repositories rtf65002

[/] [rtf65002/] [trunk/] [rtl/] [verilog/] [rtf65002_itagmem.v] - Diff between revs 30 and 35

Show entire file | Details | Blame | View Log

Rev 30	Rev 35
Line 41...	Line 41...
`rpcp8 <= pcp8;`	`rpcp8 <= pcp8;`

`syncRam1kx32_1rw1r ram0 (`	`syncRam1kx32_1rw1r ram0 (`
`.wrst(1'b0),`	`.wrst(1'b0),`
`.wclk(wclk),`	`.wclk(wclk),`
`.wce(adr[3:2]==2'b11),`	`.wce(1'b1),`
`.we(wr),`	`.we(wr),`
`.wsel(4'hF),`	`.wsel(4'hF),`
`.wadr(adr[13:4]),`	`.wadr(adr[13:4]),`
`.i(adr[31:0]),`	`.i(adr[31:0]),`
`.wo(),`	`.wo(),`
Line 58...	Line 58...
`);`	`);`

`syncRam1kx32_1rw1r ram1 (`	`syncRam1kx32_1rw1r ram1 (`
`.wrst(1'b0),`	`.wrst(1'b0),`
`.wclk(wclk),`	`.wclk(wclk),`
`.wce(adr[3:2]==2'b11),`	`.wce(1'b1),`
`.we(wr),`	`.we(wr),`
`.wsel(4'hF),`	`.wsel(4'hF),`
`.wadr(adr[13:4]),`	`.wadr(adr[13:4]),`
`.i(adr[31:0]),`	`.i(adr[31:0]),`
`.wo(),`	`.wo(),`

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.