URL
https://opencores.org/ocsvn/rtf65002/rtf65002/trunk
[/] [rtf65002/] [trunk/] [rtl/] [verilog/] [rtf65002_string.v] - Diff between revs 32 and 38
Show entire file |
Details |
Blame |
View Log
| Rev 32 |
Rev 38 |
| Line 1... |
Line 1... |
// ============================================================================
|
// ============================================================================
|
// __
|
// __
|
// \\__/ o\ (C) 2013 Robert Finch, Stratford
|
// \\__/ o\ (C) 2013,2014 Robert Finch, Stratford
|
// \ __ / All rights reserved.
|
// \ __ / All rights reserved.
|
// \/_// robfinch<remove>@opencores.org
|
// \/_// robfinch<remove>@opencores.org
|
// ||
|
// ||
|
//
|
//
|
// This source file is free software: you can redistribute it and/or modify
|
// This source file is free software: you can redistribute it and/or modify
|
| Line 21... |
Line 21... |
// ============================================================================
|
// ============================================================================
|
//
|
//
|
`ifdef SUPPORT_STRING
|
`ifdef SUPPORT_STRING
|
MVN3:
|
MVN3:
|
begin
|
begin
|
state <= IFETCH;
|
next_state(IFETCH);
|
res <= alu_out;
|
res <= alu_out;
|
if (acc==32'hFFFFFFFF)
|
if (&acc)
|
pc <= pc + 32'd1;
|
pc <= pc + pc_inc;
|
end
|
end
|
CMPS1:
|
CMPS1:
|
begin
|
begin
|
state <= IFETCH;
|
next_state(IFETCH);
|
res <= alu_out;
|
res <= alu_out;
|
if (a!=b || acc==32'hFFFFFFFF) begin
|
if (a!=b || &acc) begin
|
cf <= !(ltu|eq);
|
cf <= !(ltu|eq);
|
nf <= lt;
|
nf <= lt;
|
vf <= 1'b0;
|
vf <= 1'b0;
|
zf <= eq;
|
zf <= eq;
|
pc <= pc + 32'd1;
|
pc <= pc + pc_inc;
|
|
end
|
|
end
|
|
`endif
|
|
`ifdef SUPPORT_816
|
|
MVN816:
|
|
begin
|
|
next_state(BYTE_IFETCH);
|
|
if (&acc[15:0]) begin
|
|
pc <= pc + pc_inc8;
|
|
dbr <= ir[15:8];
|
end
|
end
|
end
|
end
|
`endif
|
`endif
|
|
|
No newline at end of file
|
No newline at end of file
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.